An 8-Gb/s simultaneous bidirectional link with on-die waveform capture

被引：58

作者：

Casper, B ^{[1
]}

Martin, A ^{[1
]}

Jaussi, JE ^{[1
]}

Kennedy, J ^{[1
]}

Mooney, R ^{[1
]}

机构：

[1] Intel Labs, Circuits Res, Hillsboro, OR 97124 USA

来源：

IEEE JOURNAL OF SOLID-STATE CIRCUITS | 2003年 / 38卷 / 12期

关键词：

CMOS; equalization; high-speed I/O; on-die oscilloscope; pre-emphasis; self-testing; simultaneous bidirectional; waveform capture;

D O I：

10.1109/JSSC.2003.818569

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

A full-duplex transceiver capable of 8-Gb/s data rates is implemented in 0.18-mum CMOS. This equalized transceiver has been optimized for small area (329 mum x 395 mum) and low power (158 mW) for point-to-point parallel links. Source-synchronous clocking and per-pin skew compensation eliminate coding bandwidth overhead and reduce latency, jitter, and complexity. This link is self-configuring through the use of automatic comparator offset trim and adaptive deskew. Comprehensive diagnostic capabilities have been integrated into the transceiver to provide link, interconnect, and circuit characterization without the use of external test equipment. With a resolution of 4 mV and 9 ps, these capabilities enable on-die eye diagram generation, equivalent time waveform capture, noise characterization, and jitter distribution measurements.

引用

页码：2111 / 2120

页数：10

共 10 条

[1] An accurate and efficient analysis method for multi-Gb/s chip-to-chip signaling schemes [J].

Casper, BK ;

Haycock, M ;

Mooney, R .

2002 SYMPOSIUM ON VLSI CIRCUITS, DIGEST OF TECHNICAL PAPERS, 2002, :54-57

[2]

DALLY W, 1996, HOT INT C

[3] Time resolution of NMOS sampling switches used on low-swing signals [J].

Johansson, HO ;

Svensson, C .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1998, 33 (02) :237-245

[4]

LEE MJE, 2000, ISSCC, P252

[5]

MARTIN A, 2003, IEEE INT SOL STAT CI

[6] A 900 Mb/s bidirectional signaling scheme [J].

Mooney, R ;

Dike, C ;

Borkar, S .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1995, 30 (12) :1538-1543

[7] A semidigital dual delay-locked loop [J].

Sidiropoulos, S ;

Horowitz, MA .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1997, 32 (11) :1683-1692

[8] Accurate on-chip interconnect evaluation: A time-domain technique [J].

Soumyanath, K ;

Borkar, S ;

Zhou, CY ;

Bloechel, BA .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1999, 34 (05) :623-631

[9]

Tamura H., 2001, 2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177), P64, DOI 10.1109/ISSCC.2001.912547

[10]

ZERBE JL, 2001, IEEE INT SOL STAT CI, P66

← 1 →