Multi-functional floating-point MAF designs with dot product support

被引:16
作者
Gok, Mustafa [1 ]
Ozbilen, Metin Mete [2 ]
机构
[1] Cukurova Univ, Dept Elect & Elect Engn, TR-01330 Adana, Turkey
[2] Mersin Univ, Dept Comp Engn, TR-33342 Ciftlikkoy, Mersin, Turkey
关键词
floating-point multiply-add; dot-product; multi-precision;
D O I
10.1016/j.mejo.2007.11.001
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper presents multi-functional double-precision and quadruple-precision floating-point multiply-add fused (FPMAF) designs. The double-precision FPMAF design can execute adouble-precision floating-point multiply-add, or two single-precision floating-point multiplications, or a single-precision floating-point dot product. The quadruple-precision FPMAF can perform similar operations with quadruple, double and single precision operands. These architectures can perform a dot-product operation two times or more faster than a basic FPMAF design. The presented multi-functional designs are compared with basic double-precision and quadruple-precision FPMAF designs by ASIC syntheses. The syntheses results show that the proposed double-precision implementation has 8%more area than a standard double-precision FPMAF implementation, and the proposed quadruple-precision design has 12.5% more area than a standard quadruple-precision FPMAF. Both of the proposed designs have one more pipeline stage compared to the basic designs. (c) 2007 Elsevier Ltd. All rights reserved.
引用
收藏
页码:30 / 43
页数:14
相关论文
共 19 条
[1]   Dual-mode floating-point multiplier architectures with parallel operations [J].
Akkas, Ahmet ;
Schulte, Michael J. .
JOURNAL OF SYSTEMS ARCHITECTURE, 2006, 52 (10) :549-562
[2]  
*AMD, 2000, AMD 3D NOW TECHN MAN
[3]  
*ANSI IEEE, 1985, 7541985 ANSI IEEE
[4]   2 COMPLEMENT PARALLEL ARRAY MULTIPLICATION ALGORITHM [J].
BAUGH, CR .
IEEE TRANSACTIONS ON COMPUTERS, 1973, C 22 (12) :1045-1047
[5]  
Ercegovac M., 2004, Digital Arithmetic
[6]  
Even G., 1997, P 2 IEEE INT C INN S, P282
[7]  
*FIREGL, 2007, FIREGL TECHN SPEC ON
[8]  
Gok M., 2004, WASP04, P27
[9]   2ND-GENERATION RISC FLOATING POINT WITH MULTIPLY-ADD FUSED [J].
HOKENEK, E ;
MONTOYE, RK ;
COOK, PW .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1990, 25 (05) :1207-1213
[10]  
HUANG L, 2007, ARITH 07, P69