System level Modeling and Verification for Routers of 3D-NoC Based on System C

被引：0

作者：

Jia, Han ^{[1
]}

Lei, Jianming ^{[1
]}

机构：

[1] Huazhong Univ Sci & Technol, Sch Opt & Elect Informat, Wuhan, Peoples R China

来源：

PROCEEDINGS OF THE 2015 IEEE INTERNATIONAL CONFERENCE ON ELECTRON DEVICES AND SOLID-STATE CIRCUITS (EDSSC) | 2015年

关键词：

3D-NoC; System C; Modeling; Verification;

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

Traditional hardware description language is not fit for the system level modeling of complex NoC(network on chip), compared to traditional HDL, System C has advantages in modeling and software/hardware co-design. In this paper, through the study on the framework of 3D-NoC and System C modeling method, we have managed the modeling of a 3D-NoC system with MESH framework.

引用

页码：479 / 482

页数：4

共 4 条

[1] Networks-on-Chip in a Three-Dimensional Environment: A Performance Evaluation [J].

Feero, Brett Stanley ;

Pande, Partha Pratim .

IEEE TRANSACTIONS ON COMPUTERS, 2009, 58 (01) :32-45

[2]

Kelley Kyle, USING SPECULATION RE

[3]

Sheibanyrad A., 2010, 3D INTEGRATION NOC B

[4] 3D NoC with Inductive-Coupling Links for Building-Block SiPs [J].

Take, Yasuhiro ;

Matsutani, Hiroki ;

Sasaki, Daisuke ;

Koibuchi, Michihiro ;

Kuroda, Tadahiro ;

Amano, Hideharu .

IEEE TRANSACTIONS ON COMPUTERS, 2014, 63 (03) :748-763

← 1 →