Identification of Parameter Domain for the Design of High-Speed I/O Interface

被引:0
|
作者
Kim, Seungwon [1 ]
Kim, Youngmin [2 ]
Han, Ki Jin [1 ]
机构
[1] Ulsan Natl Inst Sci & Technol, Sch Elect & Comp Engn, Ulsan 44919, South Korea
[2] Kwangwoon Univ, Dept Comp Engn, Seoul 01897, South Korea
关键词
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
To construct design rules for high-speed I/O interfaces, a method to identify the domain of design parameters for given electrical specifications is proposed in this paper. Since the shape of parameter domain is arbitrary and difficult to describe accurately, we simplify the problem by considering cubic domains only. Each domain is tested whether it belongs to the original parameter domain by Monte-Carlo sampling, and the volume of the domain is maximized by an optimization algorithm. During the procedure, computational burden due to a large number of samplings is addressed by reusing previously sampled data. By applying the developed method to a typical memory I/O interface model, we show the proposed approach can provide a practical and quantitative guideline for high-speed channel design.
引用
收藏
页码:67 / 70
页数:4
相关论文
共 50 条
  • [41] Design and implementation of a new kind of high-speed asynchronous serial interface
    Guan, Dongliang
    Yu, Songyu
    2001, Nanjing University of Aeronautics an Astronautics (16):
  • [42] Design of High-Speed Image Transfer Interface Based on Link Port
    Wang Wei
    Wang Chunping
    Fu Qiang
    MECHANICAL ENGINEERING AND TECHNOLOGY, 2012, 125 : 137 - 142
  • [43] Design of High-Speed Parallel Data Interface Based on ARM & FPGA
    Zhang, Daode
    Pan, Yurong
    Hu, Xinyu
    JOURNAL OF COMPUTERS, 2012, 7 (03) : 804 - 809
  • [44] A high-speed network interface design for packet-based NoC
    Lai, Yong-Long
    Yang, Shyue-Wen
    Sheu, Ming-Hwa
    Hwang, Yin-Tsung
    Tang, Hui-Yu
    Huang, Pin-Zhang
    2006 INTERNATIONAL CONFERENCE ON COMMUNICATIONS, CIRCUITS AND SYSTEMS PROCEEDINGS, VOLS 1-4: VOL 1: SIGNAL PROCESSING, 2006, : 2667 - 2671
  • [45] Design of high-speed analog-to-digital interface in digital technologies
    Uyttenhove, K
    Steyaert, M
    ICECS 2001: 8TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS, VOLS I-III, CONFERENCE PROCEEDINGS, 2001, : 493 - 496
  • [46] A High-Speed Asynchronous Data I/O Method for HEPS
    Fu, Shiyuan
    Wang, Lu
    Cheng, Yaodong
    Hu, Yu
    Liu, Rui
    Wang, Lei
    Wang, Shuang
    Liu, Jianli
    Sun, Haokai
    Qi, Fazhi
    26TH INTERNATIONAL CONFERENCE ON COMPUTING IN HIGH ENERGY AND NUCLEAR PHYSICS, CHEP 2023, 2024, 295
  • [47] Modeling and Analyzing the Performance of High-Speed Packet I/O
    Xuesong Li
    Fengyuan Ren
    Bailong Yang
    Tsinghua Science and Technology, 2021, 26 (04) : 426 - 439
  • [48] Modeling and Analyzing the Performance of High-Speed Packet I/O
    Li, Xuesong
    Ren, Fengyuan
    Yang, Bailong
    TSINGHUA SCIENCE AND TECHNOLOGY, 2021, 26 (04) : 426 - 439
  • [49] Special Section on High-Speed I/O Channels Foreword
    Beyene, Wendem T.
    IEEE TRANSACTIONS ON ADVANCED PACKAGING, 2009, 32 (02): : 235 - 236
  • [50] Supply-Scalable High-Speed I/O Interfaces
    Bae, Woorham
    ELECTRONICS, 2020, 9 (08) : 1 - 21