Identification of Parameter Domain for the Design of High-Speed I/O Interface

被引:0
|
作者
Kim, Seungwon [1 ]
Kim, Youngmin [2 ]
Han, Ki Jin [1 ]
机构
[1] Ulsan Natl Inst Sci & Technol, Sch Elect & Comp Engn, Ulsan 44919, South Korea
[2] Kwangwoon Univ, Dept Comp Engn, Seoul 01897, South Korea
关键词
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
To construct design rules for high-speed I/O interfaces, a method to identify the domain of design parameters for given electrical specifications is proposed in this paper. Since the shape of parameter domain is arbitrary and difficult to describe accurately, we simplify the problem by considering cubic domains only. Each domain is tested whether it belongs to the original parameter domain by Monte-Carlo sampling, and the volume of the domain is maximized by an optimization algorithm. During the procedure, computational burden due to a large number of samplings is addressed by reusing previously sampled data. By applying the developed method to a typical memory I/O interface model, we show the proposed approach can provide a practical and quantitative guideline for high-speed channel design.
引用
收藏
页码:67 / 70
页数:4
相关论文
共 50 条
  • [1] A new I/O interface architecture for high-speed data communication
    Gan, Q
    Ammar, R
    Abdallah, M
    IEEE INTERNATIONAL SYMPOSIUM ON COMPUTERS AND COMMUNICATIONS, PROCEEDINGS, 1999, : 216 - 225
  • [2] Transient Response of ESD Protection Devices for a High-Speed I/O Interface
    Zhou, Jianchi
    Xu, Yang
    Bub, Sergej
    Holland, Steffen
    Meiguni, Javad Soleiman
    Pommerenke, David
    Beetner, Daryl G.
    IEEE TRANSACTIONS ON ELECTROMAGNETIC COMPATIBILITY, 2022, 64 (04) : 907 - 914
  • [3] Design of high-speed integrated communication interface
    Wang Shicheng
    Liu Taiyang
    Liu Zhiguo
    Zhang Jinsheng
    Proceedings of the First International Symposium on Test Automation & Instrumentation, Vols 1 - 3, 2006, : 1772 - 1776
  • [4] HIGH-SPEED CMOS I/O INTERFACE OUTSTRIPS BTL AND GTL LINE DRIVERS
    BURSKY, D
    ELECTRONIC DESIGN, 1993, 41 (14) : 35 - 35
  • [5] STUDY OF JITTER GENERATORS FOR HIGH-SPEED I/O INTERFACE JITTER TOLERANCE TESTING
    Ozawa, Yuki
    Arafune, Takuya
    Tsukiji, Nobukazu
    Kobayashi, Haruo
    Shiota, Ryoji
    2017 INTERNATIONAL SYMPOSIUM ON INTELLIGENT SIGNAL PROCESSING AND COMMUNICATION SYSTEMS (ISPACS 2017), 2017, : 468 - 473
  • [6] High-speed design demystified - Part I
    Dansk Data Elektronik, Herlev, Denmark
    Printed Circuit Des, 9 (27-30):
  • [7] Optimization of High-Speed Package Design on Statistical Domain
    Kim, Il-Joon
    Lee, Manho
    Han, Ki Jin
    Kim, Gyoungbum
    Kim, Dae-Woo
    Oh, Dan
    2020 IEEE 70TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC 2020), 2020, : 964 - 969
  • [8] Design parameter sensitivity analysis of high-speed motorized spindle systems considering high-speed effects
    Lin, Chi-Wei
    2007 IEEE INTERNATIONAL CONFERENCE ON MECHATRONICS AND AUTOMATION, VOLS I-V, CONFERENCE PROCEEDINGS, 2007, : 2087 - 2092
  • [9] High-speed mobile memory I/O interface using multi-modulation signalling
    Yu, Y.
    Byun, G. -S.
    ELECTRONICS LETTERS, 2018, 54 (08) : 482 - 483