Stress-induced voiding in stacked tungsten via structure

被引:9
作者
Domae, S [1 ]
Masuda, H [1 ]
Tateiwa, K [1 ]
Kato, Y [1 ]
Fujimoto, M [1 ]
机构
[1] Matsushita Elect Corp, ULSI Proc Technol Dev Ctr, Minami Ku, Kyoto 601, Japan
来源
1998 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM PROCEEDINGS - 36TH ANNUAL | 1998年
关键词
D O I
10.1109/RELPHY.1998.670663
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
The stress-induced voiding (SV) in Al-alloy films with stacked tungsten via structures was investigated with using new test structures. Voids were found in interconnections with stacked and borderless vias that had resistance increase after aging tests. Failure occurs most frequently when the test structures are stored at around 250 degrees C. This behavior can be explained by the diffusion creep model just like SV in a flat line [1]. A model of SV was obtained with thermal stress simulation and transmission electron microscopy (TEM) observation. Stress increases between upper and lower plugs with temperature increase over 175 degrees C.. Grains, which have high-angle misorientation, are often found above plugs. The tensile stress and grain misorientation should accelerate the void growth. O-2 plasma post metal etch treatment was found to be effective to eliminate SV in stacked via structure.
引用
收藏
页码:318 / 323
页数:6
相关论文
共 50 条
[21]   New approaches for the assessment of stress-induced voiding in Cu interconnects [J].
von Glasow, A ;
Fischer, AH .
PROCEEDINGS OF THE IEEE 2002 INTERNATIONAL INTERCONNECT TECHNOLOGY CONFERENCE, 2002, :274-276
[22]   A physically based lifetime model for stress-induced voiding in interconnects [J].
Zhai, Charlie Jun ;
Blish, Richard Clark .
Journal of Applied Physics, 2005, 97 (11)
[23]   Local microstructural characterization of stress-induced voiding in narrow metallizations [J].
不详 .
JOURNAL OF RESEARCH OF THE NATIONAL INSTITUTE OF STANDARDS AND TECHNOLOGY, 1996, 101 (06) :839-839
[24]   HVEM OBSERVATIONS OF STRESS-INDUCED VOIDING IN AL LINES FOR LSI [J].
OKABAYASHI, H ;
TANIKAWA, A ;
MORI, H ;
FUJITA, H .
ULTRAMICROSCOPY, 1991, 39 (1-4) :306-312
[25]   Finite element analysis of stress-induced voiding in copper interconnects [J].
Peng, Jie ;
Han, Junwu ;
Wu, Zhenyu ;
Yang, Yintang ;
Wei, Jingtian ;
Zhu, Lili .
Zhenkong Kexue yu Jishu Xuebao/Journal of Vacuum Science and Technology, 2012, 32 (06) :463-467
[26]   Electromigration and stress-induced voiding in fine Al(Cu) lines [J].
Hu, CK ;
Rodbell, KP ;
Lee, KY ;
Sullivan, T ;
Bouldin, DP .
ULSI SCIENCE AND TECHNOLOGY / 1997: PROCEEDINGS OF THE SIXTH INTERNATIONAL SYMPOSIUM ON ULTRALARGE SCALE INTEGRATION SCIENCE AND TECHNOLOGY, 1997, 1997 (03) :347-366
[27]   Model study of thermal stress-induced voiding in electronic packages [J].
Michigan Technological Univ, Houghton, United States .
J Electron Packag, Trans ASME, 4 (229-233)
[28]   Impact of line width on hydrostatic stress and stress-induced voiding in Cu interconnects [J].
Guo, H. Y. ;
Chen, L. .
2012 19TH IEEE INTERNATIONAL SYMPOSIUM ON THE PHYSICAL AND FAILURE ANALYSIS OF INTEGRATED CIRCUITS (IPFA), 2012,
[29]   A study of Cu/low-k stress-induced voiding at via bottom and its microstructure effect [J].
Wang, Robin C. J. ;
Lee, C. C. ;
Chen, L. D. ;
Wu, Kenneth ;
Chang-Liao, K. S. .
MICROELECTRONICS RELIABILITY, 2006, 46 (9-11) :1673-1678
[30]   Comparison of stress-induced voiding phenomena in copper line-via structures with different dielectric materials [J].
Hou, Yuejin ;
Tan, Cher Ming .
SEMICONDUCTOR SCIENCE AND TECHNOLOGY, 2009, 24 (08)