Floating codes for joint information storage in write asymmetric memories

被引:49
作者
Jiang, Anxiao [1 ]
Bohossian, Vasken [1 ]
Bruck, Jehoshua [1 ]
机构
[1] Texas A&M Univ, Dept Comp Sci, College Stn, TX 77843 USA
来源
2007 IEEE INTERNATIONAL SYMPOSIUM ON INFORMATION THEORY PROCEEDINGS, VOLS 1-7 | 2007年
关键词
D O I
10.1109/ISIT.2007.4557381
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Memories whose storage cells transit irreversibly between states have been common since the start of the data storage technology. In recent years, flash memories and other non-volatile memories based on floating-gate cells have become a very important family of such memories. We model them by the Write Asymmetric Memory (WAM), a memory where each cell is in one of q states - state 0, 1, ..., q - 1 - and can only transit from a lower state to a higher state. Data stored in a WAM can be rewritten by shifting the cells to higher states. Since the state transition is irreversible, the number of times of rewriting is limited. When multiple variables are stored in a WAM, we study codes, which we call floating codes, that maximize the total number of times the variables can be written and rewritten. In this paper, we present several families of floating codes that either are optimal, or approach optimality as the codes get longer. We also present bounds to the performance of general floating codes. The results show that floating codes can integrate the rewriting capabilities of different variables to a surprisingly high degree.
引用
收藏
页码:1166 / 1170
页数:5
相关论文
共 11 条
[1]  
Cappelletti P., 1999, FLASH MEMORIES
[2]   LINEAR BINARY CODE FOR WRITE-ONCE MEMORIES [J].
COHEN, GD ;
GODLEWSKI, P ;
MERKX, F .
IEEE TRANSACTIONS ON INFORMATION THEORY, 1986, 32 (05) :697-700
[3]  
Fiat A., 1984, IEEE Transactions on Information Theory, VIT-30, P470, DOI 10.1109/TIT.1984.1056918
[4]   On the capacity of generalized write-once memory with state transitions described by an arbitrary directed acyclic graph [J].
Fu, FW ;
Vinck, AJH .
IEEE TRANSACTIONS ON INFORMATION THEORY, 1999, 45 (01) :308-313
[5]   On-chip error correcting techniques for new-generation Flash memories [J].
Gregori, S ;
Cabrini, A ;
Khouri, O ;
Torelli, G .
PROCEEDINGS OF THE IEEE, 2003, 91 (04) :602-616
[6]   ON THE CAPACITY OF PERMANENT MEMORY [J].
HEEGARD, C .
IEEE TRANSACTIONS ON INFORMATION THEORY, 1985, 31 (01) :34-42
[7]  
JIANG A, 2007, FLOATING CODES JOINT
[8]   ON THE GENERAL DEFECTIVE CHANNEL WITH INFORMED ENCODER AND CAPACITIES OF SOME CONSTRAINED MEMORIES [J].
KUZNETSOV, AV ;
HANVINCK, AJ .
IEEE TRANSACTIONS ON INFORMATION THEORY, 1994, 40 (06) :1866-1871
[9]  
Merkx F., 1984, Traitement du Signal, V1, P227
[10]   HOW TO REUSE A WRITE-ONCE MEMORY [J].
RIVEST, RL ;
SHAMIR, A .
INFORMATION AND CONTROL, 1982, 55 (1-3) :1-19