Software Energy Consumption Estimation at Architecture-level

被引:3
|
作者
Li, Deguang [1 ]
Guo, Bing [1 ]
Li, Junke [1 ]
Wang, Jihe [1 ]
Huang, Yanhui [1 ]
Li, Qiang [1 ]
Shen, Yan [2 ]
机构
[1] Sichuan Univ, Coll Comp Sci, Chengdu, Sichuan, Peoples R China
[2] Chengdu Univ Informat Technol, Sch Control Engn, Chengdu, Sichuan, Peoples R China
来源
2016 13TH INTERNATIONAL CONFERENCE ON EMBEDDED SOFTWARE AND SYSTEMS (ICESS) - PROCEEDINGS | 2016年
基金
中国国家自然科学基金;
关键词
energy consumption estimation; architecture-level; complex networks; software energy model;
D O I
10.1109/ICESS.2016.35
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
The architecture of software systems can be naturally modeled as complex networks, where entities of software are nodes and interactions between entities are edges. These edges represent data-flows, instruction-flows and control-flows of the software, and these flows driving hardware circuit is the internal cause of the energy consumption of the software. In this research, we model software systems as complex networks, assuming that there is a nonlinear function relation between network characteristics of software and its energy consumption. Based on this assumption, we propose a software energy consumption estimation model at architecture-level. First we measure five network characteristics of software, and then use extreme learning machine (ELM) to fit the relation between network characteristics of software and its energy consumption. Finally we evaluate our energy model on Linux platform and the results show that our model can achieve a 7.9% error rate compared to pTop model, which indicates our assumption is reasonable and our software energy model is effective.
引用
收藏
页码:7 / 11
页数:5
相关论文
共 50 条
  • [21] Source-Level Estimation of Energy Consumption and Execution Time of Embedded Software
    Brandolese, Carlo
    11TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN - ARCHITECTURES, METHODS AND TOOLS : DSD 2008, PROCEEDINGS, 2008, : 115 - 123
  • [22] Architecture-Level Thermal Characterization for Multicore Microprocessors
    Li, Duo
    Tan, Sheldon X. -D.
    Pacheco, Eduardo Hernandez
    Tirumala, Murli
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2009, 17 (10) : 1495 - 1507
  • [23] Experiences with ALMA: Architecture-level modifiability analysis
    Lassing, N
    Bengtsson, P
    van Vliet, H
    Bosch, J
    JOURNAL OF SYSTEMS AND SOFTWARE, 2002, 61 (01) : 47 - 57
  • [24] Metrics for architecture-level lifetime reliability analysis
    Ramachandran, Pradeep
    Adve, Sarita V.
    Bose, Pradip
    Rivers, Jude A.
    ISPASS 2008: IEEE INTERNATIONAL SYMPOSIUM ON PERFORMANCE ANALYSIS OF SYSTEMS AND SOFTWARE, 2008, : 202 - +
  • [25] A methodology for architecture-level reliability risk analysis
    Yacoub, SM
    Ammar, HH
    IEEE TRANSACTIONS ON SOFTWARE ENGINEERING, 2002, 28 (06) : 529 - 547
  • [26] Exploring the potential of architecture-level power optimizations
    Seng, JS
    Tullsen, DM
    POWER- AWARE COMPUTER SYSTEMS, 2004, 3164 : 132 - 147
  • [27] Architecture-level synthesis for automatic interconnect pipelining
    Cong, J
    Fan, YP
    Zhang, ZR
    41ST DESIGN AUTOMATION CONFERENCE, PROCEEDINGS 2004, 2004, : 602 - 607
  • [28] A framework for architecture-level lifetime reliability Modeling
    Shin, Jeonghee
    Zyuban, Victor
    Hu, Zhigang
    Rivers, Jude A.
    Bose, Pradip
    37TH ANNUAL IEEE/IFIP INTERNATIONAL CONFERENCE ON DEPENDABLE SYSTEMS AND NETWORKS, PROCEEDINGS, 2007, : 534 - +
  • [29] Architecture-level hazard analysis using AADL
    Wei, Xiaomin
    Dong, Yunwei
    Li, Xuelin
    Wong, W. Eric
    JOURNAL OF SYSTEMS AND SOFTWARE, 2018, 137 : 580 - 604
  • [30] An Architecture-Level Specification for Automated Supervisory Controller Design
    Cabrera, Andres A. Alvarez
    Lopes, Gabriel A. D.
    Tomiyama, Tetsuo
    JOURNAL OF INTEGRATED DESIGN & PROCESS SCIENCE, 2015, 19 (03) : 55 - 76