Threshold voltage instabilities in high-k gate dielectric stacks

被引:211
|
作者
Zafar, S [1 ]
Kumar, A [1 ]
Gusev, E [1 ]
Cartier, E [1 ]
机构
[1] IBM Corp, Thomas J Watson Res Ctr, Div Res, Semicond Res & Dev Ctr, Yorktown Hts, NY 10598 USA
关键词
charge trapping; high k; hot carriers; NBTI; threshold voltage reliability;
D O I
10.1109/TDMR.2005.845880
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Over recent years, there has been increasing research and development efforts to replace SiO2 with high dielectric constant (high-kappa) materials such as HfO2, HfSiO2 and Al2O3. An important transistor reliability issue is the threshold voltage stability under prolonged stressing. In these materials, threshold voltage is observed to shift with stressing time and conditions, thereby giving rise to threshold voltage instabilities. In this paper, we review various causes of threshold voltage instability: charge trapping under positive bias stressing, positive charge creation under negative bias stressing (NBTI), hot-carrier stressing, de-trapping and transient charge trapping effects in high-kappa gate dielectric stacks. Experimental and modeling studies for these threshold voltage instabilities are reviewed.
引用
收藏
页码:45 / 64
页数:20
相关论文
共 50 条
  • [41] Accurate Model for Time-Dependent Dielectric Breakdown of High-K Metal Gate Stacks
    Nigam, T.
    Kerber, A.
    Peumans, P.
    2009 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM, VOLS 1 AND 2, 2009, : 523 - +
  • [42] Recovery of the MOSFET and Circuit Functionality After the Dielectric Breakdown of Ultrathin High-k Gate Stacks
    Crespo-Yepes, A.
    Martin-Martinez, J.
    Rothschild, A.
    Rodriguez, R.
    Nafria, M.
    Aymerich, X.
    IEEE ELECTRON DEVICE LETTERS, 2010, 31 (06) : 543 - 545
  • [43] Divergent dielectric characteristics in cascaded high-K gate stacks with reverse gradient bandgap structures
    Tsai, Meng-Chen
    Cheng, Po-Hsien
    Lee, Min-Hung
    Lin, Hsin-Chih
    Chen, Miin-Jang
    JOURNAL OF PHYSICS D-APPLIED PHYSICS, 2016, 49 (26)
  • [44] Impact of Local Variations in High-k Dielectric on Breakdown and Recovery Characteristics of Advanced Gate Stacks
    Pey, K. L.
    Shubhakar, K.
    Raghavan, N.
    Wu, X.
    Bosman, M.
    2013 IEEE INTERNATIONAL CONFERENCE OF ELECTRON DEVICES AND SOLID-STATE CIRCUITS (EDSSC), 2013,
  • [45] Improvement of metal gate/high-k dielectric CMOSFETs characteristics by atomic layer etching of high-k gate dielectric
    Min, K. S.
    Park, C.
    Kang, C. Y.
    Park, C. S.
    Park, B. J.
    Kim, Y. W.
    Lee, B. H.
    Lee, Jack C.
    Bersuker, G.
    Kirsch, P.
    Jammy, R.
    Yeom, G. Y.
    SOLID-STATE ELECTRONICS, 2013, 82 : 82 - 85
  • [46] Flat-band voltage shift in metal-gate/high-k/Si stacks
    Huang An-Ping
    Zheng Xiao-Hu
    Xiao Zhi-Song
    Yang Zhi-Chao
    Wang Mei
    Chu, Paul K.
    Yang Xiao-Dong
    CHINESE PHYSICS B, 2011, 20 (09)
  • [47] Flat-band voltage shift in metal-gate/high-k/Si stacks
    黄安平
    郑晓虎
    肖志松
    杨智超
    王玫
    朱剑豪
    杨晓东
    Chinese Physics B, 2011, 20 (09) : 389 - 399
  • [48] A 2-D analytical threshold-voltage model for GeOI/GeON MOSFET with high-k gate dielectric
    Ji, Feng
    Xu, J. P.
    Liu, L.
    Tang, W. M.
    Lai, P. T.
    MICROELECTRONICS RELIABILITY, 2016, 57 : 24 - 33
  • [49] A threshold voltage analytical model for high-k gate dielectric MOSFETs with fully overlapped lightly doped drain structures
    Ma Fei
    Liu Hong-Xia
    Kuang Qian-Wei
    Fan Ji-Bin
    CHINESE PHYSICS B, 2012, 21 (05)
  • [50] A threshold voltage analytical model for high-k gate dielectric MOSFETs with fully overlapped lightly doped drain structures
    马飞
    刘红侠
    匡潜玮
    樊继斌
    Chinese Physics B, 2012, 21 (05) : 600 - 605