Threshold voltage instabilities in high-k gate dielectric stacks

被引:211
|
作者
Zafar, S [1 ]
Kumar, A [1 ]
Gusev, E [1 ]
Cartier, E [1 ]
机构
[1] IBM Corp, Thomas J Watson Res Ctr, Div Res, Semicond Res & Dev Ctr, Yorktown Hts, NY 10598 USA
关键词
charge trapping; high k; hot carriers; NBTI; threshold voltage reliability;
D O I
10.1109/TDMR.2005.845880
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Over recent years, there has been increasing research and development efforts to replace SiO2 with high dielectric constant (high-kappa) materials such as HfO2, HfSiO2 and Al2O3. An important transistor reliability issue is the threshold voltage stability under prolonged stressing. In these materials, threshold voltage is observed to shift with stressing time and conditions, thereby giving rise to threshold voltage instabilities. In this paper, we review various causes of threshold voltage instability: charge trapping under positive bias stressing, positive charge creation under negative bias stressing (NBTI), hot-carrier stressing, de-trapping and transient charge trapping effects in high-kappa gate dielectric stacks. Experimental and modeling studies for these threshold voltage instabilities are reviewed.
引用
收藏
页码:45 / 64
页数:20
相关论文
共 50 条
  • [1] Charge trapping related threshold voltage instabilities in high permittivity gate dielectric stacks
    Zafar, S. (szafar@us.ibm.com), 1600, American Institute of Physics Inc. (93):
  • [2] Charge trapping related threshold voltage instabilities in high permittivity gate dielectric stacks
    Zafar, S
    Callegari, A
    Gusev, E
    Fischetti, MV
    JOURNAL OF APPLIED PHYSICS, 2003, 93 (11) : 9298 - 9303
  • [3] Theoretical analysis of high-k dielectric gate stacks
    Demkov, A. A.
    Sharia, O.
    Lee, J. K.
    MICROELECTRONIC ENGINEERING, 2007, 84 (9-10) : 2032 - 2034
  • [4] Influence of sidewall spacer on threshold voltage of MOSFET with high-k gate dielectric
    Xu, J. P.
    Ji, F.
    Lai, P. T.
    Guan, J. G.
    MICROELECTRONICS RELIABILITY, 2008, 48 (02) : 181 - 186
  • [5] Density functional theory of high-k dielectric gate stacks
    Demkov, Alexander A.
    Sharia, Onise
    Luo, Xuhui
    Lee, Jaekwang
    MICROELECTRONICS RELIABILITY, 2007, 47 (4-5) : 686 - 693
  • [6] Different noise mechanisms in high-k dielectric gate stacks
    Çelik-Butler, Z
    NOISE IN DEVICES AND CIRCUITS III, 2005, 5844 : 177 - 184
  • [7] A Compact Threshold-Voltage Model of MOSFETs with Stack High-k Gate Dielectric
    Ji, F.
    Xu, J. P.
    Chen, J. J.
    Xu, H. X.
    Li, C. X.
    Lai, P. T.
    2009 IEEE INTERNATIONAL CONFERENCE OF ELECTRON DEVICES AND SOLID-STATE CIRCUITS (EDSSC 2009), 2009, : 236 - +
  • [8] Poly-Si/high-k gate stacks with near-ideal threshold voltage and mobility
    Frank, MM
    Paruchuri, VK
    Narayanan, V
    Bojarczuk, N
    Linder, B
    Zafar, S
    Cartier, EA
    Gusev, EP
    Jamison, PC
    Lee, KL
    Steen, ML
    Copel, M
    Cohen, SA
    Maitra, K
    Wang, X
    Kozlowski, PM
    Newbury, JS
    Medeiros, DR
    Oldiges, P
    Guha, S
    Jammy, R
    Ieong, M
    Shahidi, G
    2005 IEEE VLSI-TSA INTERNATIONAL SYMPOSIUM ON VLSI TECHNOLOGY (VLSI-TSA-TECH), PROCEEDINGS OF TECHNICAL PAPERS, 2005, : 97 - 98
  • [9] A semi-empirical analytic model for threshold voltage instability in MOSFETs with high-k gate stacks
    何进
    马晨月
    张立宁
    张健
    张兴
    半导体学报, 2009, 30 (08) : 63 - 66
  • [10] A semi-empirical analytic model for threshold voltage instability in MOSFETs with high-k gate stacks
    He Jin
    Ma Chenyue
    Zhang Lining
    Zhang Jian
    Zhang Xing
    JOURNAL OF SEMICONDUCTORS, 2009, 30 (08)