Threshold voltage instabilities in high-k gate dielectric stacks

被引:211
作者
Zafar, S [1 ]
Kumar, A [1 ]
Gusev, E [1 ]
Cartier, E [1 ]
机构
[1] IBM Corp, Thomas J Watson Res Ctr, Div Res, Semicond Res & Dev Ctr, Yorktown Hts, NY 10598 USA
关键词
charge trapping; high k; hot carriers; NBTI; threshold voltage reliability;
D O I
10.1109/TDMR.2005.845880
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Over recent years, there has been increasing research and development efforts to replace SiO2 with high dielectric constant (high-kappa) materials such as HfO2, HfSiO2 and Al2O3. An important transistor reliability issue is the threshold voltage stability under prolonged stressing. In these materials, threshold voltage is observed to shift with stressing time and conditions, thereby giving rise to threshold voltage instabilities. In this paper, we review various causes of threshold voltage instability: charge trapping under positive bias stressing, positive charge creation under negative bias stressing (NBTI), hot-carrier stressing, de-trapping and transient charge trapping effects in high-kappa gate dielectric stacks. Experimental and modeling studies for these threshold voltage instabilities are reviewed.
引用
收藏
页码:45 / 64
页数:20
相关论文
共 89 条
  • [1] Hole trapping in ultrathin Al2O3 and ZrO2 insulators on silicon
    Afanas'ev, VV
    Stesmans, A
    [J]. APPLIED PHYSICS LETTERS, 2002, 80 (07) : 1261 - 1263
  • [2] Nitrogen plasma annealing for low temperature Ta2O5 films
    Alers, GB
    Fleming, RM
    Wong, YH
    Dennis, B
    Pinczuk, A
    Redinbo, G
    Urdahl, R
    Ong, E
    Hasan, Z
    [J]. APPLIED PHYSICS LETTERS, 1998, 72 (11) : 1308 - 1310
  • [3] [Anonymous], P IEEE 5 INT S REQ E
  • [4] Fabrication and characterization of Si-MOSFET's with PECVD amorphous Ta2O5 gate insulator
    Autran, JL
    Devine, R
    Chaneliere, C
    Balland, B
    [J]. IEEE ELECTRON DEVICE LETTERS, 1997, 18 (09) : 447 - 449
  • [5] DIELECTRICS FOR FIELD-EFFECT TECHNOLOGY
    BALK, P
    [J]. ADVANCED MATERIALS, 1995, 7 (08) : 703 - 710
  • [6] Scaling the gate dielectric: Materials, integration, and reliability
    Buchanan, DA
    [J]. IBM JOURNAL OF RESEARCH AND DEVELOPMENT, 1999, 43 (03) : 245 - 264
  • [7] 80 nm poly-silicon gated n-FETs with ultra-thin Al2O3 gate dielectric for ULSI applications
    Buchanan, DA
    Gusev, EP
    Cartier, E
    Okorn-Schmidt, H
    Rim, K
    Gribelyuk, MA
    Mocuta, A
    Ajmera, A
    Copel, M
    Guha, S
    Bojarczuk, N
    Callegari, A
    D'Emic, C
    Kozlowski, P
    Chan, K
    Fleming, RJ
    Jamison, PC
    Brown, J
    Arndt, R
    [J]. INTERNATIONAL ELECTRON DEVICES MEETING 2000, TECHNICAL DIGEST, 2000, : 223 - 226
  • [8] BUCHANAN DA, 2001, MRS WORKSH DEV TECHN
  • [9] Monitoring interface traps by DCIV method
    Cai, J
    Sah, CT
    [J]. IEEE ELECTRON DEVICE LETTERS, 1999, 20 (01) : 60 - 63
  • [10] Titanium dioxide (TiO2)-based gate insulators
    Campbell, SA
    Kim, HS
    Gilmer, DC
    He, B
    Ma, T
    Gladfelter, WL
    [J]. IBM JOURNAL OF RESEARCH AND DEVELOPMENT, 1999, 43 (03) : 383 - 392