Projective convolution: RLC model-order reduction using the impulse response

被引：8
|
作者：
Sheehan, BN [1 ]
机构：
[1] Mentor Graph Corp, Wilsonville, OR 97070 USA
来源：
DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION 1999, PROCEEDINGS | 1999年
关键词：
D O I：
10.1109/DATE.1999.761201
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
Projective convolution (PC) is a provably passive and numerically well-conditioned model-order reduction technique for large RLC circuits including those with floating capacitors or inductor loops. Unlike moment-matching which operates in the frequency domain, PC is positioned squarely in the time domain: it matches the impulse response of a circuit by projecting with the Krylov space formed by solving the discretized differential equations of the circuit. PC gives excellent results for coupled lines, large RLC meshes, and clock trees.
引用
收藏
页码：669 / 673
页数：5
相关论文
共 50 条
  • [1] A passive model-order reduction algorithm for RLC networks with embedded delay elements
    Chen, Changzhong
    Gad, Emad
    Tseng, Wenliang
    Nakhla, Michel
    Achar, Ram
    10TH IEEE WORKSHOP ON SIGNAL PROPAGATION ON INTERCONNECTS, PROCEEDINGS, 2006, : 93 - +
  • [2] PartMOR: Partitioning-Based Realizable Model-Order Reduction Method for RLC Circuits
    Miettinen, Pekka
    Honkala, Mikko
    Roos, Janne
    Valtonen, Martti
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2011, 30 (03) : 374 - 387
  • [3] Model order reduction for RLC interconnects using response dependent condensation
    Ravindra, J. V. R.
    Srinivas, M. B.
    TENCON 2007 - 2007 IEEE REGION 10 CONFERENCE, VOLS 1-3, 2007, : 1237 - 1240
  • [4] Using frequency response coherent structures for model-order reduction in microwave applications
    Mijalkovic, S
    IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES, 2004, 52 (09) : 2292 - 2297
  • [5] A block rational Arnoldi algorithm for multipoint passive model-order reduction of multiport RLC networks
    Elfadel, IM
    Ling, DD
    1997 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN - DIGEST OF TECHNICAL PAPERS, 1997, : 66 - 71
  • [6] Passive Model-Order Reduction of RLC Circuits with Embedded Time-Delay Descriptor Systems
    Charest, Andrew
    Nakhla, Michel
    Achar, Ramachandra
    2011 IEEE 20TH CONFERENCE ON ELECTRICAL PERFORMANCE OF ELECTRONIC PACKAGING AND SYSTEMS (EPEPS), 2011, : 223 - 226
  • [7] Hierarchical Model-Order Reduction Flow
    Honkala, Mikko
    Miettinen, Pekka
    Roos, Janne
    Neff, Carsten
    SCIENTIFIC COMPUTING IN ELECTRICAL ENGINEERING SCEE 2008, 2010, 14 : 539 - +
  • [8] Generalizations of adjoint networks techniques for RLC interconnects model-order reductions
    Lee, HJ
    Chu, CC
    Feng, WS
    2004 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 1, PROCEEDINGS, 2004, : 185 - 188
  • [9] Improved model-order reduction by using spacial information in moments
    Ismail, YI
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2003, 11 (05) : 900 - 908
  • [10] An Model-order Reduction Algorithm for PEEC
    Yeung, Lap K.
    2013 IEEE ELECTRICAL DESIGN OF ADVANCED PACKAGING AND SYSTEMS SYMPOSIUM (EDAPS), 2013, : 181 - 184
12345