New clock-feedthrough compensation scheme for switched-current circuits

被引：6
|
作者：
Min, BM [1 ]
Kim, SW [1 ]
机构：
[1] Korea Univ, Dept Elect Engn, Seoul 136701, South Korea
来源：
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-ANALOG AND DIGITAL SIGNAL PROCESSING | 1998年 / 45卷 / 11期
关键词：
D O I：
10.1109/82.735364
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
An improved clock-feedthrough compensation scheme for switched current system is proposed. Both the signal dependent and the constant clock feedthrough terms are canceled by using both nMOS and pMOS current samplers and by adopting a source replication technique. The proposed current memory cell was fabricated with 0.6-mu m CMOS process. Both experimental and theoretical results on clock-feedthrough error reveal substantial reduction over the existing compensation schemes.
引用
收藏
页码：1508 / 1511
页数：4
相关论文
共 50 条
  • [11] Studying the effects of mismatching and clock-feedthrough in switched-current filters using behavioral simulation
    Yufera, A
    Rueda, A
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 1997, 44 (12) : 1058 - 1067
  • [12] Elimination of nonlinear clock feedthrough in component-simulation switched-current circuits
    de Queiroz, ACM
    Schechtman, J
    ISCAS '98 - PROCEEDINGS OF THE 1998 INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-6, 1998, : A378 - A381
  • [13] TUNABLE FEEDTHROUGH CANCELLATION IN SWITCHED-CURRENT CIRCUITS
    ESPEJO, S
    DOMINGUEZCASTRO, R
    MEDEIRO, F
    RODRIGUEZVAZQUEZ, A
    ELECTRONICS LETTERS, 1994, 30 (23) : 1912 - 1914
  • [14] Tunable feedthrough cancellation in switched-current circuits
    Espejo, S., 1912, IEE, Stevenage, United Kingdom (30):
  • [15] A CLOCK FEEDTHROUGH REDUCTION CIRCUIT FOR SWITCHED-CURRENT SYSTEMS
    SONG, M
    LEE, Y
    KIM, W
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1993, 28 (02) : 133 - 137
  • [16] CLOCK-FEEDTHROUGH COMPENSATED SAMPLE HOLD CIRCUITS
    WATANABE, K
    OGAWA, S
    ELECTRONICS LETTERS, 1988, 24 (19) : 1226 - 1228
  • [17] Clock-feedthrough compensated sample/hold circuits
    Watanabe, K.
    Ogawa, S.
    Electronics Letters, 1988, 24 (19): : 1226 - 1228
  • [18] A 3.3 V, 10 bits, clock-feedthrough compensated switched-current second order sigma-delta modulator
    Loulou, M
    Dallet, D
    Masmoudi, N
    Marchegay, P
    Kamoun, L
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2004, 39 (01) : 81 - 87
  • [19] A Clock-feedthrough Compensation Technique for Bootstrapped Switch
    Zheng, Shengqun
    Sheng, Kai
    Chen, Junxi
    Gai, Weixin
    Feng, Jianhua
    2017 INTERNATIONAL CONFERENCE ON ELECTRON DEVICES AND SOLID-STATE CIRCUITS (EDSSC), 2017,
  • [20] A 3.3 V, 10 Bits, Clock-Feedthrough Compensated Switched-Current Second Order Sigma-Delta Modulator
    Mourad Loulou
    Dominique Dallet
    Nouri Masmoudi
    Philippe Marchegay
    Lotfi Kamoun
    Analog Integrated Circuits and Signal Processing, 2004, 39 : 81 - 87
12345