Modeling and Analysis of Through-Silicon Via (TSV) Noise Coupling and Suppression Using a Guard Ring

被引:128
|
作者
Cho, Jonghyun [1 ]
Song, Eakhwan [1 ]
Yoon, Kihyun [1 ]
Pak, Jun So [1 ]
Kim, Joohee [1 ]
Lee, Woojin [1 ]
Song, Taigon [2 ]
Kim, Kiyeong [1 ]
Lee, Junho [3 ]
Lee, Hyungdong [3 ]
Park, Kunwoo [3 ]
Yang, Seungtaek [4 ]
Suh, Minsuk [4 ]
Byun, Kwangyoo [4 ]
Kim, Joungho [5 ,6 ,7 ]
机构
[1] Korea Adv Inst Sci & Technol, Dept Elect Engn, Terahertz Interconnect & Package Lab, Taejon 305701, South Korea
[2] GTCAD Lab, Atlanta, GA 30332 USA
[3] Hynix Semicond Inc, Div Res & Dev, Adv Design Team, Gyunggi Do 467701, South Korea
[4] Hynix Semicond, PKG Dev Res & Dev Div, Gyunggi Do 467701, South Korea
[5] Picometrix Inc, Ann Arbor, MI USA
[6] Samsung Elect, Memory Div, Kiheung, South Korea
[7] Korea Adv Inst Sci & Technol, Dept Elect Engn & Comp Sci, Taejon 305701, South Korea
关键词
Guard ring; measurement; noise coupling model; noise coupling suppression; noise isolation; noise transfer function; shielding structure; substrate noise; three-dimensional integrated circuit (3D-IC); through-silicon via (TSV); DESIGN;
D O I
10.1109/TCPMT.2010.2101892
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
In three-dimensional integrated circuit (3D-IC) systems that use through-silicon via (TSV) technology, a significant design consideration is the coupling noise to or from a TSV. It is important to estimate the TSV noise transfer function and manage the noise-tolerance budget in the design of a reliable 3D-IC system. In this paper, a TSV noise coupling model is proposed based on a three-dimensional transmission line matrix method (3D-TLM). Using the proposed TSV noise coupling model, the noise transfer functions from TSV to TSV and TSV to the active circuit can be precisely estimated in complicated 3D structures, including TSVs, active circuits, and shielding structures such as guard rings. To validate the proposed model, a test vehicle was fabricated using the Hynix via-last TSV process. The proposed model was successfully verified by frequency-and time-domain measurements. Additionally, a noise isolation technique in 3D-IC using a guard ring structure is proposed. The proposed noise isolation technique was also experimentally demonstrated; it provided -17 dB and -10 dB of noise isolation between the TSV and an active circuit at 100 MHz and 1 GHz, respectively.
引用
收藏
页码:220 / 233
页数:14
相关论文
共 50 条
  • [41] Overview and outlook of through-silicon via (TSV) and 3D integrations
    Lau, John H.
    MICROELECTRONICS INTERNATIONAL, 2011, 28 (02) : 8 - 22
  • [42] Modeling and analysis of TSV noise coupling and suppression methods for 20nm node and beyond
    Fang, Runiu
    Sun, Xin
    Jin, Yufeng
    Miao, Min
    2014 15TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY (ICEPT), 2014, : 783 - 787
  • [43] Numerical Simulation and Mechanism Analysis of Through-Silicon Via (TSV) Filling Using an Arbitrary Lagrange-Eulerian (ALE) Method
    Zhang, Yazhou
    Sun, Yunna
    Ding, Guifu
    Wang, Yan
    Wang, Hong
    Cheng, Ping
    JOURNAL OF THE ELECTROCHEMICAL SOCIETY, 2015, 162 (10) : D540 - D549
  • [44] Dielectric Quality of 3D Capacitor Embedded in Through-Silicon Via (TSV)
    Lin, Ye
    Tan, Chuan Seng
    2018 IEEE 68TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC 2018), 2018, : 1158 - 1163
  • [45] Effect of Pretreatment on Copper Filling of High Aspect Ratio Through-Silicon Via (TSV)
    Pan, Hongfa
    Zhang, Yumei
    Li, Ming
    Gao, Liming
    2018 19TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY (ICEPT), 2018, : 672 - 675
  • [46] Thermal performance of 3D IC integration with Through-Silicon Via (TSV)
    Chien, H.-C. (Jack_Chien@itri.org.tw), 1600, IMAPS-International Microelectronics and Packaging Society (09):
  • [47] Combination of Electrical and Thermo-Mechanical Impacts of Through-Silicon Via (TSV) On Transistor
    Yu, Ningmei
    Wang, Fengjuan
    Yang, Yuan
    Wang, Cailin
    2017 INTERNATIONAL CONFERENCE ON ELECTROMAGNETICS IN ADVANCED APPLICATIONS (ICEAA), 2017, : 881 - 884
  • [48] Impact of Material and Microstructure on Thermal Stresses and Reliability of Through-Silicon Via (TSV) Structures
    Jiang, Tengfei
    Ryu, Suk-Kyu
    Im, Jay
    Son, Ho-Young
    Kim, Nam-Seog
    Huang, Rui
    Ho, Paul S.
    PROCEEDINGS OF THE 2013 IEEE INTERNATIONAL INTERCONNECT TECHNOLOGY CONFERENCE (IITC), 2013,
  • [49] Effect of Ultrasound on Copper Filling of High Aspect Ratio Through-Silicon Via (TSV)
    Xiao, Hongbin
    Wang, Fuliang
    Wang, Yan
    He, Hu
    Zhu, Wenhui
    JOURNAL OF THE ELECTROCHEMICAL SOCIETY, 2017, 164 (04) : D126 - D129
  • [50] 3-D Packaging With Through-Silicon Via (TSV) for Electrical and Fluidic Interconnections
    Khan, Navas
    Yu, Li Hong
    Pin, Tan Siow
    Ho, Soon Wee
    Kripesh, Vaidyanathan
    Pinjala, Damaruganath
    Lau, John H.
    Chuan, Toh Kok
    IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2013, 3 (02): : 221 - 228