共 50 条
- [42] Modeling and analysis of TSV noise coupling and suppression methods for 20nm node and beyond 2014 15TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY (ICEPT), 2014, : 783 - 787
- [44] Dielectric Quality of 3D Capacitor Embedded in Through-Silicon Via (TSV) 2018 IEEE 68TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC 2018), 2018, : 1158 - 1163
- [45] Effect of Pretreatment on Copper Filling of High Aspect Ratio Through-Silicon Via (TSV) 2018 19TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY (ICEPT), 2018, : 672 - 675
- [46] Thermal performance of 3D IC integration with Through-Silicon Via (TSV) Chien, H.-C. (Jack_Chien@itri.org.tw), 1600, IMAPS-International Microelectronics and Packaging Society (09):
- [47] Combination of Electrical and Thermo-Mechanical Impacts of Through-Silicon Via (TSV) On Transistor 2017 INTERNATIONAL CONFERENCE ON ELECTROMAGNETICS IN ADVANCED APPLICATIONS (ICEAA), 2017, : 881 - 884
- [48] Impact of Material and Microstructure on Thermal Stresses and Reliability of Through-Silicon Via (TSV) Structures PROCEEDINGS OF THE 2013 IEEE INTERNATIONAL INTERCONNECT TECHNOLOGY CONFERENCE (IITC), 2013,
- [50] 3-D Packaging With Through-Silicon Via (TSV) for Electrical and Fluidic Interconnections IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2013, 3 (02): : 221 - 228