Modeling and Analysis of Through-Silicon Via (TSV) Noise Coupling and Suppression Using a Guard Ring

被引:128
作者
Cho, Jonghyun [1 ]
Song, Eakhwan [1 ]
Yoon, Kihyun [1 ]
Pak, Jun So [1 ]
Kim, Joohee [1 ]
Lee, Woojin [1 ]
Song, Taigon [2 ]
Kim, Kiyeong [1 ]
Lee, Junho [3 ]
Lee, Hyungdong [3 ]
Park, Kunwoo [3 ]
Yang, Seungtaek [4 ]
Suh, Minsuk [4 ]
Byun, Kwangyoo [4 ]
Kim, Joungho [5 ,6 ,7 ]
机构
[1] Korea Adv Inst Sci & Technol, Dept Elect Engn, Terahertz Interconnect & Package Lab, Taejon 305701, South Korea
[2] GTCAD Lab, Atlanta, GA 30332 USA
[3] Hynix Semicond Inc, Div Res & Dev, Adv Design Team, Gyunggi Do 467701, South Korea
[4] Hynix Semicond, PKG Dev Res & Dev Div, Gyunggi Do 467701, South Korea
[5] Picometrix Inc, Ann Arbor, MI USA
[6] Samsung Elect, Memory Div, Kiheung, South Korea
[7] Korea Adv Inst Sci & Technol, Dept Elect Engn & Comp Sci, Taejon 305701, South Korea
来源
IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY | 2011年 / 1卷 / 02期
关键词
Guard ring; measurement; noise coupling model; noise coupling suppression; noise isolation; noise transfer function; shielding structure; substrate noise; three-dimensional integrated circuit (3D-IC); through-silicon via (TSV); DESIGN;
D O I
10.1109/TCPMT.2010.2101892
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
In three-dimensional integrated circuit (3D-IC) systems that use through-silicon via (TSV) technology, a significant design consideration is the coupling noise to or from a TSV. It is important to estimate the TSV noise transfer function and manage the noise-tolerance budget in the design of a reliable 3D-IC system. In this paper, a TSV noise coupling model is proposed based on a three-dimensional transmission line matrix method (3D-TLM). Using the proposed TSV noise coupling model, the noise transfer functions from TSV to TSV and TSV to the active circuit can be precisely estimated in complicated 3D structures, including TSVs, active circuits, and shielding structures such as guard rings. To validate the proposed model, a test vehicle was fabricated using the Hynix via-last TSV process. The proposed model was successfully verified by frequency-and time-domain measurements. Additionally, a noise isolation technique in 3D-IC using a guard ring structure is proposed. The proposed noise isolation technique was also experimentally demonstrated; it provided -17 dB and -10 dB of noise isolation between the TSV and an active circuit at 100 MHz and 1 GHz, respectively.
引用
收藏
页码:220 / 233
页数:14
相关论文
共 21 条
  • [11] Three-dimensional silicon integration
    Knickerbocker, J. U.
    Andry, P. S.
    Dang, B.
    Horton, R. R.
    Interrante, M. J.
    Patel, C. S.
    Polastre, R. J.
    Sakuma, K.
    Sirdeshmukh, R.
    Sprogis, E. J.
    Sri-Jayantha, S. M.
    Stephens, A. M.
    Topol, A. W.
    Tsang, C. K.
    Webb, B. C.
    Wright, S. L.
    [J]. IBM JOURNAL OF RESEARCH AND DEVELOPMENT, 2008, 52 (06) : 553 - 569
  • [12] Modeling and Analysis of Power Supply Noise Imbalance on Ultra High Frequency Differential Low Noise Amplifiers in a System-in-Package
    Koo, Kyoungchoul
    Shim, Yujeong
    Yoon, Changwook
    Kim, Jaemin
    Yoo, Jeongsik
    Pak, Jun So
    Kim, Joungho
    [J]. IEEE TRANSACTIONS ON ADVANCED PACKAGING, 2010, 33 (03): : 602 - 616
  • [13] Lee YJ, 2009, DES AUT TEST EUROPE, P610
  • [14] Limits on silicon nanoelectronics for terascale integration
    Meindl, JD
    Chen, Q
    Davis, JA
    [J]. SCIENCE, 2001, 293 (5537) : 2044 - 2049
  • [15] Razavi B., 1996, Design of Monolithic PhaseLocked Loops and Clock Recovery CircuitsA Tutorial, DOI DOI 10.1109/9780470545331.CH23
  • [16] ROUSSEAU M, 2008, P IMAPS DEV PACK C M
  • [17] Ryu C., 2006, IEEE P EL SYST INT T, P215
  • [18] Modeling and Analysis of Simultaneous Switching Noise Coupling for a CMOS Negative-Feedback Operational Amplifier in System-in-Package
    Shim, Yujeong
    Park, Jongbae
    Kim, Jaemin
    Song, Eakhwan
    Yoo, Jeongsik
    Pak, Junso
    Kim, Joungho
    [J]. IEEE TRANSACTIONS ON ELECTROMAGNETIC COMPATIBILITY, 2009, 51 (03) : 763 - 773
  • [19] New formulas of interconnect capacitances based on results of conformal mapping method
    Stellari, F
    Lacaita, AL
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 2000, 47 (01) : 222 - 231
  • [20] YOON K, 2009, IEEE P EL PACK TECHN, P702