共 21 条
- [11] Three-dimensional silicon integration [J]. IBM JOURNAL OF RESEARCH AND DEVELOPMENT, 2008, 52 (06) : 553 - 569
- [12] Modeling and Analysis of Power Supply Noise Imbalance on Ultra High Frequency Differential Low Noise Amplifiers in a System-in-Package [J]. IEEE TRANSACTIONS ON ADVANCED PACKAGING, 2010, 33 (03): : 602 - 616
- [13] Lee YJ, 2009, DES AUT TEST EUROPE, P610
- [14] Limits on silicon nanoelectronics for terascale integration [J]. SCIENCE, 2001, 293 (5537) : 2044 - 2049
- [15] Razavi B., 1996, Design of Monolithic PhaseLocked Loops and Clock Recovery CircuitsA Tutorial, DOI DOI 10.1109/9780470545331.CH23
- [16] ROUSSEAU M, 2008, P IMAPS DEV PACK C M
- [17] Ryu C., 2006, IEEE P EL SYST INT T, P215
- [20] YOON K, 2009, IEEE P EL PACK TECHN, P702