Modeling and Analysis of Through-Silicon Via (TSV) Noise Coupling and Suppression Using a Guard Ring

被引:128
|
作者
Cho, Jonghyun [1 ]
Song, Eakhwan [1 ]
Yoon, Kihyun [1 ]
Pak, Jun So [1 ]
Kim, Joohee [1 ]
Lee, Woojin [1 ]
Song, Taigon [2 ]
Kim, Kiyeong [1 ]
Lee, Junho [3 ]
Lee, Hyungdong [3 ]
Park, Kunwoo [3 ]
Yang, Seungtaek [4 ]
Suh, Minsuk [4 ]
Byun, Kwangyoo [4 ]
Kim, Joungho [5 ,6 ,7 ]
机构
[1] Korea Adv Inst Sci & Technol, Dept Elect Engn, Terahertz Interconnect & Package Lab, Taejon 305701, South Korea
[2] GTCAD Lab, Atlanta, GA 30332 USA
[3] Hynix Semicond Inc, Div Res & Dev, Adv Design Team, Gyunggi Do 467701, South Korea
[4] Hynix Semicond, PKG Dev Res & Dev Div, Gyunggi Do 467701, South Korea
[5] Picometrix Inc, Ann Arbor, MI USA
[6] Samsung Elect, Memory Div, Kiheung, South Korea
[7] Korea Adv Inst Sci & Technol, Dept Elect Engn & Comp Sci, Taejon 305701, South Korea
关键词
Guard ring; measurement; noise coupling model; noise coupling suppression; noise isolation; noise transfer function; shielding structure; substrate noise; three-dimensional integrated circuit (3D-IC); through-silicon via (TSV); DESIGN;
D O I
10.1109/TCPMT.2010.2101892
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
In three-dimensional integrated circuit (3D-IC) systems that use through-silicon via (TSV) technology, a significant design consideration is the coupling noise to or from a TSV. It is important to estimate the TSV noise transfer function and manage the noise-tolerance budget in the design of a reliable 3D-IC system. In this paper, a TSV noise coupling model is proposed based on a three-dimensional transmission line matrix method (3D-TLM). Using the proposed TSV noise coupling model, the noise transfer functions from TSV to TSV and TSV to the active circuit can be precisely estimated in complicated 3D structures, including TSVs, active circuits, and shielding structures such as guard rings. To validate the proposed model, a test vehicle was fabricated using the Hynix via-last TSV process. The proposed model was successfully verified by frequency-and time-domain measurements. Additionally, a noise isolation technique in 3D-IC using a guard ring structure is proposed. The proposed noise isolation technique was also experimentally demonstrated; it provided -17 dB and -10 dB of noise isolation between the TSV and an active circuit at 100 MHz and 1 GHz, respectively.
引用
收藏
页码:220 / 233
页数:14
相关论文
共 50 条
  • [1] Temperature-Dependent Through-Silicon Via (TSV) Model and Noise Coupling
    Lee, Manho
    Cho, Jonghyun
    Kim, Joohee
    Pak, Jun So
    Kim, Joungho
    Lee, Hyungdong
    Lee, Junho
    Park, Kunwoo
    2011 IEEE 20TH CONFERENCE ON ELECTRICAL PERFORMANCE OF ELECTRONIC PACKAGING AND SYSTEMS (EPEPS), 2011, : 247 - 250
  • [2] Modeling and Analysis of Signal Transmission with Through Silicon Via (TSV) Noise Coupling
    Chen, Zhenyang
    Wang, Qin
    Xie, Jing
    Tian, Jin
    Jiang, Jianfei
    Li, Yufei
    Yin, Wen
    2013 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2013, : 2646 - 2649
  • [3] Through-Silicon Via (TSV)
    Motoyoshi, Makoto
    PROCEEDINGS OF THE IEEE, 2009, 97 (01) : 43 - 48
  • [4] Coupling Capacitance Extraction in Through-Silicon Via (TSV) Arrays
    Ramadan, Tarek
    Yahya, Eslam
    Dessouky, Mohamed
    Ismail, Yehea
    2015 IEEE CONFERENCE ON ELECTRONICS, CIRCUITS, AND SYSTEMS (ICECS), 2015, : 470 - 473
  • [5] Through-Silicon Via (TSV)-induced Noise Characterization and Noise Mitigation using Coaxial TSVs
    Khan, Nauman H.
    Alam, Syed M.
    Hassoun, Soha
    2009 IEEE INTERNATIONAL CONFERENCE ON 3D SYSTEMS INTEGRATION, 2009, : 119 - +
  • [6] Genetic Algorithms and Particle Swarm Optimization Mechanisms for Through-Silicon Via (TSV) Noise Coupling
    Ait Belaid, Khaoula
    Belahrach, H.
    Ayad, H.
    APPLIED COMPUTATIONAL INTELLIGENCE AND SOFT COMPUTING, 2021, 2021
  • [7] Coupling Analysis of Through-Silicon Via (TSV) Arrays in Silicon Interposers for 3D Systems
    Xie, Biancun
    Swaminathan, Madhavan
    Han, Ki Jin
    Xie, Jianyong
    2011 IEEE INTERNATIONAL SYMPOSIUM ON ELECTROMAGNETIC COMPATIBILITY (EMC), 2011, : 16 - 21
  • [8] Equivalent Thermal Conductivity Modeling of Through-Silicon Via (TSV) Structures
    Ge, Changli
    Tang, Min
    Mao, Junfa
    PROCEEDINGS OF 2018 IEEE INTERNATIONAL CONFERENCE ON INTEGRATED CIRCUITS, TECHNOLOGIES AND APPLICATIONS (ICTA 2018), 2018, : 164 - 165
  • [9] Accurate Power and Latency Analysis of a Through-Silicon Via(TSV)
    Pasupulety, Ujjwal
    Halavar, Bheemappa
    Talawar, Basavaraj
    2018 INTERNATIONAL CONFERENCE ON ADVANCES IN COMPUTING, COMMUNICATIONS AND INFORMATICS (ICACCI), 2018, : 688 - 694
  • [10] Accuracy-Improved Coupling Capacitance Model for Through-Silicon Via (TSV) Arrays Using Dimensional Analysis
    Ramadan, Tarek
    Yahya, Eslam
    Dessouky, Mohamed
    Ismail, Yehea
    2016 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2016, : 1930 - 1933