High-Speed Software Data Plane via Vectorized Packet Processing

被引:51
|
作者
Barach, David [1 ]
Linguaglossa, Leonardo [3 ]
Marion, Damjan [2 ]
Pfister, Pierre [1 ]
Pontarelli, Salvatore [3 ,4 ]
Rossi, Dario [3 ]
机构
[1] Cisco Syst, Atlanta, GA 30350 USA
[2] Cisco Syst, CIAO, Atlanta, GA 30350 USA
[3] Telecom ParisTech, Paris, France
[4] CNIT, Rome, Italy
关键词
D O I
10.1109/MCOM.2018.1800069
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In the last decade, a number of frameworks started to appear that implement, directly in user-space with kernel-bypass mode, high-speed software data plane functionalities on commodity hardware. Vector Packet Processor (VPP) is one of such frameworks, representing an interesting point in the design space in that it offers, in user-space networking, the flexibility of a modular router (Click and variants), with the benefits provided by techniques such as batch processing that have become commonplace in high-speed networking stacks (such as netmap or DPDK). Similarly to Click, VPP lets users arrange functions as a processing graph, providing a full-blown stack of network functions. However, unlike Click, where the whole tree is traversed for each packet, in VPP each traversed node processes all packets in the batch (called vector) before moving to the next node. This design choice enables several code optimizations that greatly improve the achievable processing throughput. This article introduces the main VPP concepts and architecture, and experimentally evaluates the impact of design choices (such as batch packet processing) on performance.
引用
收藏
页码:97 / 103
页数:7
相关论文
共 50 条
  • [1] Batched packet processing for high-speed software data plane functions
    Barach, David
    Linguaglossa, Leonardo
    Marion, Damjan
    Pfister, Pierre
    Pontarelli, Salvatore
    Rossi, Dario
    Tollet, Jerome
    IEEE INFOCOM 2018 - IEEE CONFERENCE ON COMPUTER COMMUNICATIONS WORKSHOPS (INFOCOM WKSHPS), 2018,
  • [2] High-speed data plane and network functions virtualization by vectorizing packet processing
    Linguaglossa, Leonardo
    Rossi, Dario
    Pontarelli, Salvatore
    Barach, Dave
    Marion, Damjan
    Pfister, Pierre
    COMPUTER NETWORKS, 2019, 149 : 187 - 199
  • [3] High-speed packet filtering technique for software processing router
    Kanazuka, N
    Nakadan, N
    Suzuki, T
    Kouno, T
    NEC RESEARCH & DEVELOPMENT, 2002, 43 (02): : 153 - 157
  • [4] Getting back what was lost in the era of high-speed software packet processing
    Abranches, Marcelo
    Michel, Oliver
    Keller, Eric
    THE 21ST ACM WORKSHOP ON HOT TOPICS IN NETWORKS, HOTNETS 2022, 2022, : 228 - 234
  • [5] Data Plane Offloading on a High-speed Parallel Processing Architecture
    Cerovic, Danilo
    Del Piccolo, Valentin
    Amamou, Ahmed
    Haddadou, Kamel
    Pujolle, Guy
    PROCEEDINGS 2018 IEEE 11TH INTERNATIONAL CONFERENCE ON CLOUD COMPUTING (CLOUD), 2018, : 229 - 236
  • [6] HIGH-SPEED PACKET PROCESSING USING RECONFIGURABLE COMPUTING
    Brebner, Gordon
    Jiang, Weirong
    IEEE MICRO, 2014, 34 (01) : 8 - 18
  • [7] High-speed photonic signal processing for packet switching
    Dorren, H. J. S.
    Calabretta, N.
    Tangdiongga, E.
    Raz, O.
    2009 14TH OPTOELECTRONICS AND COMMUNICATIONS CONFERENCE (OECC 2009), 2009, : 500 - 501
  • [8] Hybrid cache architecture for high-speed packet processing
    Liu, Z.
    Zheng, K.
    Liu, B.
    IET COMPUTERS AND DIGITAL TECHNIQUES, 2007, 1 (02): : 105 - 112
  • [9] High-speed data-plane packet aggregation and disaggregation by P4 switches
    Wang, Shie-Yuan
    Wu, Chia-Ming
    Lin, Yi-Bing
    Huang, Ching-Chun
    JOURNAL OF NETWORK AND COMPUTER APPLICATIONS, 2019, 142 : 98 - 110
  • [10] HIGH-SPEED DIGITAL DATA PROCESSING
    KNEEN, W
    JET PROPULSION, 1956, 26 (10): : S6 - S7