Power and Signal Integrity Analysis of High-speed Mixed-signal Backplane Based on VPX

被引：0
|
作者：
Meng Hua [1 ]
Niu Minxi [1 ]
Tan Anju [1 ]
Miao Jianghong [1 ]
机构：
[1] China Acad Engn Phys, Inst Elect Engn, Mianyang 621900, Sichuan, Peoples R China
来源：
2018 IEEE SYMPOSIUM ON ELECTROMAGNETIC COMPATIBILITY, SIGNAL INTEGRITY AND POWER INTEGRITY (EMC, SI & PI) | 2018年
关键词：
Power Integrity; simultaneous Switching Noise (SSN); Electromagnetic Band gap (EBG); Signal Integrity; SIMULTANEOUS SWITCHING NOISE; BAND SUPPRESSION; EMI REDUCTION; PLANE; MITIGATION;
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
In this paper, the problem of simultaneous switching noise (SSN) in the design of high-speed mixed-signal backplane is analyzed from the aspect of power integrity. How to suppress SSN of high-speed mixed-signal backplane becomes an important research direction at present. Based on the analysis of the traditional decoupling capacitor noise reduction method and the latest noise reduction principle of the electromagnetic band gap (EBG) structures, a novel type of EBG structures is proposed to suppress the noise on the printed circuit board (PCB). The simulation and measurement results show that the noise isolation depth reaches -40dB in the frequency band from 0.4 to 20GHz, which achieves the effect of ultra-wideband high isolation and meets the power and signal integrity requirements of high-speed mixed-signal backplane based on VPX(VITA 46). It provides an experimental reference for the application of the EBG structure on other high-speed mixed-signal backplane and other projects.
引用
收藏
页码：577 / 581
页数：5
相关论文
共 50 条
  • [41] High-Speed Bus Signal Integrity Compliance Using a Frequency-Domain Model
    Win, Si T.
    Hejase, Jose
    Becker, Wiren D.
    Wiedemeier, Glen
    Dreps, Daniel M.
    Myers, Joshua C.
    Willis, Ken
    Horner, John
    Varna, Ambrish
    2016 IEEE INTERNATIONAL SYMPOSIUM ON ELECTROMAGNETIC COMPATIBILITY (EMC), 2016,
  • [42] Some aspects on modeling of the signal and power integrity in a PCB based on waveform analysis
    Catalin, Arva Mihai
    Bizon, Nicu
    PROCEEDINGS OF THE 2015 7TH INTERNATIONAL CONFERENCE ON ELECTRONICS, COMPUTERS AND ARTIFICIAL INTELLIGENCE (ECAI), 2015, : Y27 - Y32
  • [43] Analysis of System Level Signal Integrity for High Speed Interface Design Based on GTY Transceivers
    Han Junhui
    Hao Shaojie
    Wang Zhao
    He Peng
    2020 INTERNATIONAL CONFERENCE ON MICROWAVE AND MILLIMETER WAVE TECHNOLOGY (ICMMT 2020 ONLINE), 2020,
  • [44] Co-design and Signal-Power Integrity/EMI Co-analysis of a Switchable High-speed Inter-Chiplet Serial Link on an Active Interposer
    Miao, Min
    Duan, Xiaolong
    Sun, Liang
    Li, Tao
    Zhu, Shiliang
    Zhang, Zhuanzhuan
    Li, Jin
    Zhang, Danya
    Wen, Hao
    Liu, Xuena
    Li, Zhensong
    IEEE 72ND ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC 2022), 2022, : 1329 - 1336
  • [45] Effects of High-Speed Signals on Power Integrity
    Smith, Stephen B.
    Pater, Khushhoo
    Cin, Joseph
    Agili, Sedig S.
    Waldens, Jeffrey
    PROCEEDINGS OF 2018 29TH INTERNATIONAL CONFERENCE ON ELECTRICAL CONTACTS AND 64TH IEEE HOLM CONFERENCE ON ELECTRICAL CONTACTS, 2018, : 278 - 285
  • [46] A gigabit multidrop serial backplane for high-speed digital systems based on asymmetrical power splitter
    Esper-Chaín, R
    Tobajas, F
    Tubío, O
    Arteaga, R
    de Armas, V
    Sarmiento, R
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2005, 52 (01) : 5 - 9
  • [47] Signal integrity analysis and Peripheral Component Interconnect Express backplane link compliance assessment
    Orekhov, Evgeny
    Smolenskiy, Anton
    Popov, Boris
    ENGINEERING REPORTS, 2022, 4 (02)
  • [48] Passive Equalization Networks-Efficient Synthesis Approach for High-Speed Signal Integrity Characterization
    Brinaru, Diana
    SENSORS, 2021, 21 (04) : 1 - 22
  • [49] Efficient signal and power integrity analysis using parallel techniques
    Su, Tao
    Wang, Xiaofeng
    Bai, Zhengang
    Vennam, Venkata
    ELECTRICAL PERFORMANCE OF ELECTRONIC PACKAGING, 2007, : 245 - +
  • [50] Novel Eye Diagram Estimation Technique to Assess Signal Integrity in High-Speed Memory Test
    Oh, Youngsu
    Han, Dongmin
    Go, Byeongseon
    Lee, Seungtaek
    Jeong, Woosik
    2020 IEEE INTERNATIONAL TEST CONFERENCE (ITC), 2020,
12345