GA-EDA: Hybrid Design Space Exploration Engine for Multicore Architecture

被引:1
|
作者
Waris, Hira [1 ]
Ahmad, Ayaz [2 ]
Qadri, Muhammad Yasir [3 ]
Raja, Gulistan [1 ]
Malik, Tahir Nadeem [1 ]
机构
[1] Univ Engn & Technol, Taxila, Pakistan
[2] COMSATS Univ Islamabad, Dept Elect & Comp Engn, Wah Campus, Wah Cantt, Pakistan
[3] Univ Essex, Colchester, Essex, England
关键词
Design space exploration; multicore architecture; estimation of distribution algorithm; genetic algorithm; DISTRIBUTION ALGORITHM; ENERGY;
D O I
10.1142/S0218126621501814
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Emergence of modern multicore architectures has made runtime reconfiguration of system resources possible. All reconfigurable system resources constitute a design space and the proper selection of configuration of these resources to improve the system performance is known as Design Space Exploration (DSE). This reconfiguration feature helps in appropriate allocation of system resources to improve the efficiency in terms of performance, energy consumption, throughput, etc. Different techniques like exhaustive search of design space, architect's experience, etc. are used for optimization of system resources to achieve desired goals. In this work, we hybridized two optimization algorithms, i.e., Genetic Algorithm (GA) and Estimation of Distribution Algorithm (EDA) for DSE of computer architecture. This hybrid algorithm achieved optimal balance between two objectives (minimal energy consumption and maximal throughput) by using decision variables such as number of cores, cache size and operating frequency. The final set of optimal solutions proposed by this GA-EDA hybrid algorithm is explored and verified by running different benchmark applications derived from SPLASH-2 benchmark suite on a cycle level simulator. The significant reduction in energy consumption without extensive impact on throughput in simulation results validate the use of this GA-EDA hybrid algorithm for DSE of multicore architecture. Moreover, the simulation results are compared with that of standalone GA, EDA and fuzzy logic to show the efficiency of GA-EDA hybrid algorithm.
引用
收藏
页数:29
相关论文
共 45 条
  • [31] Hybrid meta-model-based design space exploration method for expensive problems
    Nianfei Gan
    Jichao Gu
    Structural and Multidisciplinary Optimization, 2019, 59 : 907 - 917
  • [32] Guided architecture trade space exploration: fusing model-based engineering and design by shopping
    Sam Procter
    Lutz Wrage
    Software and Systems Modeling, 2021, 20 : 2023 - 2045
  • [33] Hybrid meta-model-based design space exploration method for expensive problems
    Gan, Nianfei
    Gu, Jichao
    STRUCTURAL AND MULTIDISCIPLINARY OPTIMIZATION, 2019, 59 (03) : 907 - 917
  • [34] Rapid design space exploration of multi-clock domain MPSoCs with Hybrid Prototyping
    Saboori, Ehsan
    Abdi, Samar
    2016 IEEE CANADIAN CONFERENCE ON ELECTRICAL AND COMPUTER ENGINEERING (CCECE), 2016,
  • [35] CVA6 RISC-V Virtualization: Architecture, Microarchitecture, and Design Space Exploration
    Sa, Bruno
    Valente, Luca
    Martins, Jose
    Rossi, Davide
    Benini, Luca
    Pinto, Sandro
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2023, 31 (11) : 1713 - 1726
  • [36] Guided architecture trade space exploration: fusing model-based engineering and design by shopping
    Procter, Sam
    Wrage, Lutz
    SOFTWARE AND SYSTEMS MODELING, 2021, 20 (06) : 2023 - 2045
  • [37] FUSE: A Novel Design Space Exploration Method for Aero Engine Components That Combines Functional and Physical Domains
    Gomez, Alejandro Pradas
    Panarotto, Massimo
    Isaksson, Ola
    AEROSPACE, 2025, 12 (01)
  • [38] Design space exploration of on-chip ring interconnection for a CPU-GPU heterogeneous architecture
    Lee, Jaekyu
    Li, Si
    Kim, Hyesoon
    Yalamanchili, Sudhakar
    JOURNAL OF PARALLEL AND DISTRIBUTED COMPUTING, 2013, 73 (12) : 1525 - 1538
  • [39] Hybrid Evolutionary Design Space Exploration Algorithm With Defence Against Third Party IP Vulnerabilities
    Rajmohan, Shathanaa
    Ramasubramanian, N.
    Naganathan, Nagi
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2020, 39 (10) : 2602 - 2614
  • [40] Design space exploration of embedded processors in computer architecture education using IT T&D Bench IT
    Soares, Sandro Neves
    Wagner, Flavio Rech
    36TH ANNUAL FRONTIERS IN EDUCATION, CONFERENCE PROGRAM, VOLS 1-4: BORDERS: INTERNATIONAL, SOCIAL AND CULTURAL, 2006, : 1408 - +