A multi-level strategy for software power estimation

被引:10
作者
Brandolese, C [1 ]
Fornaciari, W [1 ]
Pomante, L [1 ]
Salice, F [1 ]
Sciuto, D [1 ]
机构
[1] Politecn Milan, I-20133 Milan, Italy
来源
13TH INTERNATIONAL SYMPOSIUM ON SYSTEM SYNTHESIS, PROCEEDINGS | 2000年
关键词
D O I
10.1109/ISSS.2000.874048
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
In this paper a comprehensive methodology for software power estimation is presented The methodology is supported by rigorous mathematical models of power consumption at three different levels of abstraction. The methodology has been validated in a complete framework developed within the TOSCA co-design environment.
引用
收藏
页码:187 / 192
页数:6
相关论文
共 5 条
[1]  
BRANDOLESE C, 2000, DAC2000
[2]  
MACII E, 1998, IEEE T COMPUTER AIDE, V17
[3]   Power analysis of embedded software: A first step towards software power minimization [J].
Tiwari, Vivek ;
Malik, Sharad ;
Wolfe, Andrew .
IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 1994, 2 (04) :437-445
[4]  
TIWARI V, 1996, VLSI DESIGN J
[5]  
[No title captured]