A 75-GHz phase-locked loop in 90-nm CMOS technology

被引:73
作者
Lee, Jri [1 ]
Liu, Mingchung [1 ]
Wang, Huaide [1 ]
机构
[1] Natl Taiwan Univ, Dept Elect Engn, Taipei 10617, Taiwan
关键词
frequency divider; phase and frequency detector (PFD); phase-locked loop (PLL); reference spurs; transmission line; voltage-controlled oscillator (VCO);
D O I
10.1109/JSSC.2008.922719
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
The design and experimental verification of a 75-GHz phase-locked loop (PLL) fabricated in 90-nm CMOS technology is presented. The circuit incorporates a three-quarter wavelength oscillator to achieve high-frequency operation and a novel phase-frequency detector (PFD) based on SSB mixers to suppress the reference feedthrough. The PLL demonstrates an operation range of 320 MHz and reference sidebands of less than -72 dBc while consuming 88 mW from a 1.45-V supply.
引用
收藏
页码:1414 / 1426
页数:13
相关论文
共 28 条
[1]  
Akcasu O. E., 1993, U.S. Patent, Patent No. [5,208,725, 5208725]
[2]  
[Anonymous], SONN
[3]  
[Anonymous], P ISSCC FEB
[4]  
BUREN G, 2006, IEEE ISSCC 2006 FEB, P598
[5]   A 50-GHz phase-locked loop in 0.13-μm CMOS [J].
Cao, Changhua ;
Ding, Yanping ;
Kenneth, K. O. .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2007, 42 (08) :1649-1656
[6]   A 21-GHz 8-modulus prescaler and a 20-GHz phase-locked loop fabricated in 130-nm CMOS [J].
Ding, Yanping ;
O, Kenneth K. .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2007, 42 (06) :1240-1249
[7]   Design of CMOS for 60GHz applications [J].
Doan, CH ;
Emami, S ;
Niknejad, AM ;
Brodersen, RW .
2004 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE, DIGEST OF TECHNICAL PAPERS, 2004, 47 :440-441
[8]  
GU R, 2006, IEEE INT SOL STAT CI, P594
[9]   A filtering technique to lower LC oscillator phase noise [J].
Hegazi, E ;
Sjöland, H ;
Abidi, AA .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2001, 36 (12) :1921-1930
[10]   A fully integrated V-band PLL MMIC using 0.15-μm GaAs pHEMT technology [J].
Jeong, J ;
Kwon, Y .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2006, 41 (05) :1042-1050