Booth Algorithm with Implementation of UART Module using FPGA

被引:1
作者
Mahamad, Abd Kadir [1 ,2 ]
Sidek, Azmi [3 ]
Saon, Sharifah [1 ,2 ]
Kong, Kenneth Wong Fatt [4 ]
Khan, Iqbal A. [5 ]
机构
[1] Univ Tun Hussein Onn Malaysia, Fac Elect & Elect Engn, Parit Raja 86400, Johor, Malaysia
[2] Univ Tun Hussein Onn Malaysia, Fac Elect & Elect Engn, Internet Things Focus Grp, Parit Raja 86400, Malaysia
[3] Univ Tun Hussein Onn Malaysia, Ctr Diploma Studies, Parit Raja 86400, Malaysia
[4] Iconix Consulting Sdn Bhd, Northpoint Off, A-3-2,1 Medan Syed Putra Utara, Kuala Lumpur 59200, Malaysia
[5] Umm Al Qura Univ, Dept Elect Engn, Mecca, Saudi Arabia
来源
INTERNATIONAL JOURNAL OF INTEGRATED ENGINEERING | 2020年 / 12卷 / 02期
关键词
FPGA; Booth multiplier; UART; VHDL; GUI;
D O I
10.30880/ijie.2020.12.02.018
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
FPGA gives high level of flexibility to the user to rapidly construct and test any hardware. It has a lot of gates which are used depending upon the hardware to be implemented. These project aims at designing Booth multiplier using VHDL for signed bit multiplication in FPGA for high speed operations, developed and implemented of UART module required to enable two-way communication between the DE-2 board and computer. It is also designed GUI interface using MATLAB for sending data and enable the output of the process result to be displayed. The Booth multiplier was implemented using the algorithm in both signed and unsigned number and the input and output of the multiplication was successfully achieved and confirmed through simulation. The GUI was implemented and tested, which UART module also performed well for transmitting and receiving of 8-bit width data. In general, the objective of this project was successfully achieved, which, the result of the component part were able to be tested.
引用
收藏
页码:151 / 158
页数:8
相关论文
共 25 条
  • [1] Akbar A, 2018, 2018 INTERNATIONAL SYMPOSIUM ON ELECTRONICS AND SMART DEVICES (ISESD 2018): SMART DEVICES FOR BIG DATA ANALYTIC AND MACHINE LEARNING, P18
  • [2] [Anonymous], THESIS
  • [3] [Anonymous], COMPUTER ORG ARCHITE
  • [4] Bhor P.B., 2014, IEEE INT C ADV ENG T, P1
  • [5] Bhore C, 2017, 2017 INTERNATIONAL CONFERENCE OF ELECTRONICS, COMMUNICATION AND AEROSPACE TECHNOLOGY (ICECA), VOL 1, P270, DOI 10.1109/ICECA.2017.8203686
  • [6] Carl H., 2012, COMPUTER ORG EMBEDDE
  • [7] Chaitanya C.V.S., 2019, INDONESIAN J ELECT E, V13, P1048
  • [8] El Atre S. G.M., 2018, P 12 INT C COMP ENG, P8
  • [9] Garg A, 2017, 2017 2ND INTERNATIONAL CONFERENCE FOR CONVERGENCE IN TECHNOLOGY (I2CT), P308, DOI 10.1109/I2CT.2017.8226142
  • [10] George K, 2012, 2012 IEEE CONFERENCE ON CONTROL, SYSTEMS & INDUSTRIAL INFORMATICS (ICCSII), P10, DOI 10.1109/CCSII.2012.6470464