Exploiting Design Modularity and. Relocation to Increase Productivity in FPGA-based Computing Systems

被引:0
作者
Mudza, Zbigniew [1 ]
机构
[1] Lodz Univ Technol, Dept Microelect & Comp Sci, Lodz, Poland
来源
PROCEEDINGS OF THE 28TH INTERNATIONAL CONFERENCE MIXED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS (MIXDES 2021) | 2021年
关键词
Reconfigurable Computing; FPGA; Design Methodology; Partial Reconfiguration; Productivity;
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Long development cycles are a crucial disadvantage of FPGA-based systems. Reusing implementation results of a module for multiple instances and across different designs can mitigate this issue. Identical relative placement and routing for multiple instances of a module can be forced in Xilinx 7 Series devices with strict design constraining. A reference instance of a module can be implemented in a certain section of FPGA fabric. Fixed placement and routing constraints can be extracted from the obtained results and relocated to any identical section of FPGA fabric. The approach is especially useful when applied to reconfigurable partitions it supports independent development and implementation of reconfigurable modules and static design. Also, in some cases it can be extended to relocating entire partial bitstreams.
引用
收藏
页码:94 / 99
页数:6
相关论文
共 5 条
  • [1] Gantel L, 2012, PROC INT CONF RECON
  • [2] Relocatable Partial Bitstreams For Virtual Overlay Architectures atop Field-Programmable Gate Arrays
    Mudza, Zbigniew
    [J]. PROCEEDINGS OF 2020 27TH INTERNATIONAL CONFERENCE ON MIXED DESIGN OF INTEGRATED CIRCUITS AND SYSTEM (MIXDES), 2020, : 117 - 123
  • [3] Oomen R, 2015, I C FIELD PROG LOGIC
  • [4] Rettkowski J., 2016, PROC INT CONF RECON
  • [5] Wang C, 2016, 2016 13TH IEEE INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY (ICSICT), P704, DOI 10.1109/ICSICT.2016.7999017