A rough programming approach to power-aware VLIW instruction scheduling for digital signal processors

被引：0
|
作者：
Xiao, S [1 ]
Lai, EMK [1 ]
机构：
[1] Nanyang Technol Univ, Sch Comp Engn, Singapore 639798, Singapore
来源：
2005 IEEE INTERNATIONAL CONFERENCE ON ACOUSTICS, SPEECH, AND SIGNAL PROCESSING, VOLS 1-5: SPEECH PROCESSING | 2005年
关键词：
D O I：
暂无
中图分类号：
TP18 [人工智能理论];
学科分类号：
081104 ; 0812 ; 0835 ; 1405 ;
摘要：
Current techniques for power-aware VLIW instruction scheduling assumed that the power consumption parameters are precisely known. In reality, there will always be some degree of imprecision. In this paper, we propose to apply rough set theory to handle the imprecision involved. Power consumption parameters are modeled as rough variables and the power-balanced instruction scheduling problem is formulated as a rough program. The effectiveness and advantages of our approach is illustrated through examples.
引用
收藏
页码：141 / 144
页数：4
相关论文
共 50 条
  • [1] A rough programming approach to power-balanced instruction scheduling for VLIW digital signal processors
    Xiao, Shu
    Lai, Edmund M. -K.
    IEEE TRANSACTIONS ON SIGNAL PROCESSING, 2008, 56 (04) : 1698 - 1709
  • [2] Power-aware modulo scheduling for high-performance VLIW processors
    Yun, HS
    Kim, J
    ISLPED'01: PROCEEDINGS OF THE 2001 INTERNATIONAL SYMPOSIUM ON LOWPOWER ELECTRONICS AND DESIGN, 2001, : 40 - 45
  • [3] Power-balanced VLIW instruction scheduling using rough programming
    Xiao, Shu
    Lai, Edmund M-K.
    PROCEEDINGS OF THE FOURTH INTERNATIONAL CONFERENCE ON INFORMATION AND MANAGEMENT SCIENCES, 2005, 4 : 491 - 497
  • [4] Power-aware instruction scheduling
    Lin, Tzong-Yen
    Chang, Rong-Guey
    EMBEDDED AND UBIQUITOUS COMPUTING, PROCEEDINGS, 2006, 4096 : 35 - 44
  • [5] Hierarchical instruction encoding for VLIW digital signal processors
    Liu, CH
    Lin, TJ
    Chao, CM
    Hsiao, PC
    Lin, LC
    Chen, SK
    Huang, CW
    Liu, CW
    Jen, CW
    2005 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), VOLS 1-6, CONFERENCE PROCEEDINGS, 2005, : 3503 - 3506
  • [6] VLIW instruction scheduling for DSP processors based on rough set theory
    Xiao, S
    Lai, EMK
    Vinod, AP
    ISSPA 2005: THE 8TH INTERNATIONAL SYMPOSIUM ON SIGNAL PROCESSING AND ITS APPLICATIONS, VOLS 1 AND 2, PROCEEDINGS, 2005, : 311 - 314
  • [7] A rough set approach to instruction-level power analysis of embedded VLIW processors
    Xiao, Shu
    Lai, Edmund M-K.
    PROCEEDINGS OF THE FOURTH INTERNATIONAL CONFERENCE ON INFORMATION AND MANAGEMENT SCIENCES, 2005, 4 : 479 - 483
  • [8] An Efficient WCET-Aware Instruction Scheduling and Register Allocation Approach for Clustered VLIW Processors
    Su, Xuesong
    Wu, Hui
    Xue, Jingling
    ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS, 2017, 16
  • [9] Power Estimation Methodology for VLIW Digital Signal Processors
    Ibrahim, Mostafa E. A.
    Rupp, Markus
    Fahmy, Hossam A. H.
    2008 42ND ASILOMAR CONFERENCE ON SIGNALS, SYSTEMS AND COMPUTERS, VOLS 1-4, 2008, : 1840 - +
  • [10] Power-aware scheduling for parallel security processors with analytical models
    Lin, YC
    You, YP
    Huang, CW
    Lee, JK
    Shih, WK
    Hwang, TT
    LANGUAGES AND COMPILERS FOR HIGH PERFORMANCE COMPUTING, 2005, 3602 : 470 - 484
12345