Topology and Control of a Four-Level ANPC Inverter

被引:90
作者
Wang, Kui [1 ]
Zheng, Zedong [1 ]
Li, Yongdong [1 ]
机构
[1] Tsinghua Univ, Dept Elect Engn, State Key Lab Power Syst, Beijing 100084, Peoples R China
基金
中国国家自然科学基金;
关键词
Capacitors; Inverters; Switches; Stress; Pulse width modulation; Topology; Active neutral-point clamped (ANPC); multilevel converter; pulsewidth modulation (PWM); voltage balance; CAPACITOR VOLTAGE BALANCE; CONVERTER;
D O I
10.1109/TPEL.2019.2927500
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Four-level hybrid-clamped inverter is a newly proposed topology that can operate under a wide voltage range without switches connected in series. However, when it is applied in medium voltage high power conversions, the flying capacitors in each phase will occupy a huge volume and a high switching frequency is required to restrain the voltage ripples. In order to overcome this drawback, a four-level active neutral-point clamped inverter is discussed in this paper, which consists of only six switches and no diodes or flying capacitors are required. In order to balance the neutral-point voltages under the full power factor and modulation index range, a capacitor voltage balance method based on carrier-overlapped pulsewidth modulation is proposed in this paper. The upper and lower dc-link capacitor voltages are balanced by zero-sequence voltage injection and the central dc-link capacitor voltage is balanced by adjusting the duty cycles of switching signals slightly. Simulation and experimental results are presented to confirm the validity of this method.
引用
收藏
页码:2342 / 2352
页数:11
相关论文
共 19 条
[1]  
Barbosa P, 2005, IEEE POWER ELECTRON, P2296, DOI 10.1109/PESC.2005.1581952
[2]   Voltage-Sharing Converter to Supply Single-Phase Asymmetrical Four-Level Diode-Clamped Inverter With High Power Factor Loads [J].
Boora, Arash A. ;
Nami, Alireza ;
Zare, Firuz ;
Ghosh, Arindam ;
Blaabjerg, Frede .
IEEE TRANSACTIONS ON POWER ELECTRONICS, 2010, 25 (10) :2507-2520
[3]  
Busquets-Monge S, 2010, PROC IEEE INT SYMP, P688, DOI 10.1109/ISIE.2010.5637187
[4]   A virtual-vector pulsewidth modulation for the four-level diode-clamped DC-AC converter [J].
Busquets-Monge, Sergio ;
Bordonau, Josep ;
Rocabert, Joan .
IEEE TRANSACTIONS ON POWER ELECTRONICS, 2008, 23 (04) :1964-1972
[5]   Pulsewidth Modulations for the Comprehensive Capacitor Voltage Balance of n-Level Three-Leg Diode-Clamped Converters [J].
Busquets-Monge, Sergio ;
Alepuz, Salvador ;
Rocabert, Joan ;
Bordonau, Josep .
IEEE TRANSACTIONS ON POWER ELECTRONICS, 2009, 24 (5-6) :1364-1375
[6]   Finite-States Model Predictive Control of a Four-Level Diode-Clamped Inverter [J].
Cortes, P. ;
Rodriguez, J. ;
Alepuz, S. ;
Busquets-Monge, S. ;
Bordonau, J. .
2008 IEEE POWER ELECTRONICS SPECIALISTS CONFERENCE, VOLS 1-10, 2008, :2203-+
[7]   Recent Advances and Industrial Applications of Multilevel Converters [J].
Kouro, Samir ;
Malinowski, Mariusz ;
Gopakumar, K. ;
Pou, Josep ;
Franquelo, Leopoldo G. ;
Wu, Bin ;
Rodriguez, Jose ;
Perez, Marcelo A. ;
Leon, Jose I. .
IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, 2010, 57 (08) :2553-2580
[8]  
Marchesoni M, 2000, IEEE POWER ELECTRON, P662, DOI 10.1109/PESC.2000.879896
[9]   Voltage-balance limits in four-level diode-clamped converters with passive front ends [J].
Pou, J ;
Pindado, R ;
Boroyevich, D .
IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, 2005, 52 (01) :190-196
[10]   A Survey on Neutral-Point-Clamped Inverters [J].
Rodriguez, Jose ;
Bernet, Steffen ;
Steimer, Peter K. ;
Lizama, Ignacio E. .
IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, 2010, 57 (07) :2219-2230