Hardware-Software Co-design for BLDC Motor Speed Controller Design

被引：0

作者：

Alecsa, Bogdan ^{[1
]}

Onea, Alexandru ^{[1
]}

机构：

[1] Gheorghe Asachi Tech Univ, Automat Control & Appl Informat Dept, Blvd Mangeron 27, Iasi 700050, Romania

来源：

ADVANCED MATERIALS RESEARCH II, PTS 1 AND 2 | 2012年 / 463-464卷

关键词：

FPGA; BLDC; speed control; soft processors; hardware/software co-design;

D O I：

10.4028/www.scientific.net/AMR.463-464.1256

中图分类号：

T [工业技术];

学科分类号：

08 ;

摘要：

This paper proposes a combined hardware-software approach for a controller design. The case of a brushless DC (BLDC) motor speed controller is studied. A hardware controller is implemented inside a field programmable gate array (FPGA) device, together with soft core processors that implement by software non-critical tasks, like liquid crystal display (LCD) interface and serial data communication to a host computer. This way, the control algorithm is executed in hardware, as fast as possible, while the monitoring tasks are performed by the software. Experimental results are provided, showing the working design.

引用

页码：1256 / +

页数：2

共 50 条

[41] A Hardware-Software Co-design based Approach for Development of a Distributed DAQ System using FPGA [J].

Krishnan, Abi K. ;

Supriya, M. H. ;

Nalesh, S. .

2021 25TH INTERNATIONAL SYMPOSIUM ON VLSI DESIGN AND TEST, VDAT, 2021,

[42] Hardware-Software Co-design of Elliptic Curve Digital Signature Algorithm over Binary Fields [J].

Panjwani, Bhanu ;

Mehta, Deval C. .

2015 INTERNATIONAL CONFERENCE ON ADVANCES IN COMPUTING, COMMUNICATIONS AND INFORMATICS (ICACCI), 2015, :1101-1106

[43] MP-Rec: Hardware-Software Co-design to Enable Multi-path Recommendation [J].

Hsia, Samuel ;

Gupta, Udit ;

Acun, Bilge ;

Ardalani, Newsha ;

Zhong, Pan ;

Wei, Gu-Yeon ;

Brooks, David ;

Wu, Carole-Jean .

PROCEEDINGS OF THE 28TH ACM INTERNATIONAL CONFERENCE ON ARCHITECTURAL SUPPORT FOR PROGRAMMING LANGUAGES AND OPERATING SYSTEMS, VOL 3, ASPLOS 2023, 2023, :449-465

[44] Hopscotch: A Hardware-Software Co-Design for Efficient Cache Resizing on Multi-Core SoCs [J].

Jiang, Zhe ;

Yang, Kecheng ;

Fisher, Nathan ;

Guan, Nan ;

Audsley, Neil C. ;

Dong, Zheng .

IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS, 2024, 35 (01) :89-104

[45] Coding and cryptography for resource constrained wireless sensor networks: A hardware-software co-design approach [J].

Popovici, Emanuel M. .

2006 INTERNATIONAL SEMICONDUCTOR CONFERENCE, VOLS 1 AND 2, 2007, :19-+

[46] A Survey of Hardware and Software Co-design Issues for System on Chip Design [J].

Kokila, J. ;

Ramasubramanian, N. ;

Indrajeet, S. .

ADVANCED COMPUTING AND COMMUNICATION TECHNOLOGIES, 2016, 452 :41-49

[47] Hardware/Software Co-design for Machine Learning Accelerators [J].

Chen, Hanqiu ;

Hao, Cong .

2023 IEEE 31ST ANNUAL INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES, FCCM, 2023, :233-235

[48] METHODOLOGY FOR THE HARDWARE/SOFTWARE CO-DESIGN OF DATAFLOW PROGRAMS [J].

Roquier, Ghislain ;

Thavot, Richard ;

Mattavelli, Marco .

2011 IEEE WORKSHOP ON SIGNAL PROCESSING SYSTEMS (SIPS), 2011, :174-179

[49] A hardware/software co-design approach for face recognition [J].

Li, XG ;

Areibi, S .

16TH INTERNATIONAL CONFERENCE ON MICROELECTRONICS, PROCEEDINGS, 2004, :55-58

[50] The Heterogeneous Deployment Tool for Hardware and Software Co-design [J].

Zhao, Bingjie ;

Li, Ziyang ;

Zhang, Tao .

PROCEEDINGS OF THE 2020 INTERNATIONAL CONFERENCE ON COMPUTER, INFORMATION AND TELECOMMUNICATION SYSTEMS (CITS), 2020, :50-54

← 1 2 3 4 5 →