Hardware-Software Co-design for BLDC Motor Speed Controller Design

被引：0

作者：

Alecsa, Bogdan ^{[1
]}

Onea, Alexandru ^{[1
]}

机构：

[1] Gheorghe Asachi Tech Univ, Automat Control & Appl Informat Dept, Blvd Mangeron 27, Iasi 700050, Romania

来源：

ADVANCED MATERIALS RESEARCH II, PTS 1 AND 2 | 2012年 / 463-464卷

关键词：

FPGA; BLDC; speed control; soft processors; hardware/software co-design;

D O I：

10.4028/www.scientific.net/AMR.463-464.1256

中图分类号：

T [工业技术];

学科分类号：

08 ;

摘要：

This paper proposes a combined hardware-software approach for a controller design. The case of a brushless DC (BLDC) motor speed controller is studied. A hardware controller is implemented inside a field programmable gate array (FPGA) device, together with soft core processors that implement by software non-critical tasks, like liquid crystal display (LCD) interface and serial data communication to a host computer. This way, the control algorithm is executed in hardware, as fast as possible, while the monitoring tasks are performed by the software. Experimental results are provided, showing the working design.

引用

页码：1256 / +

页数：2

共 50 条

[31] Hardware-Software Co-Design of an Audio Feature Extraction Pipeline for Machine Learning Applications [J].

Vreca, Jure ;

Pilipovic, Ratko ;

Biasizzo, Anton .

ELECTRONICS, 2024, 13 (05)

[32] PipeDevice: A Hardware-Software Co-Design Approach to Intra-Host Container Communication [J].

Su, Qiang ;

Wang, Chuanwen ;

Niu, Zhixiong ;

Shu, Ran ;

Cheng, Peng ;

Xiong, Yongqiang ;

Han, Dongsu ;

Xue, Chun Jason ;

Xu, Hong .

PROCEEDINGS OF THE 18TH INTERNATIONAL CONFERENCE ON EMERGING NETWORKING EXPERIMENTS AND TECHNOLOGIES, CONEXT 2022, 2022, :126-139

[33] Rapid Prototyping of an Automated Video Surveillance System: A Hardware-Software Co-Design Approach [J].

Ngo, Hau T. ;

Rakvic, Ryan N. ;

Broussard, Randy P. ;

Ives, Robert W. .

MOBILE MULTIMEDIA/IMAGE PROCESSING, SECURITY, AND APPLICATIONS 2011, 2011, 8063

[34] NeRF-PIM: PIM Hardware-Software Co-Design of Neural Rendering Networks [J].

Heo, Jaeyoung ;

Yoo, Sungjoo .

IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2024, 43 (11) :3900-3912

[35] A hardware-software co-design approach for implementing sparse matrix vector multiplication on FPGAs [J].

Jain-Mendon, Shweta ;

Sass, Ron .

MICROPROCESSORS AND MICROSYSTEMS, 2014, 38 (08) :873-888

[36] A compact and scalable hardware/software co-design of sike [J].

Massolino P.M.C. ;

Longa P. ;

Renes J. ;

Batina L. .

IACR Transactions on Cryptographic Hardware and Embedded Systems, 2020, 2020 (02) :245-271

[37] Hardware/software co-design of control algorithms [J].

Petko, Maciej ;

Karpiel, Grzegorz .

IEEE ICMA 2006: PROCEEDING OF THE 2006 IEEE INTERNATIONAL CONFERENCE ON MECHATRONICS AND AUTOMATION, VOLS 1-3, PROCEEDINGS, 2006, :2156-+

[38] GPGPU: HARDWARE/SOFTWARE CO-DESIGN FOR THE MASSES [J].

Mann, Zoltan Adam .

COMPUTING AND INFORMATICS, 2011, 30 (06) :1247-1257

[39] Using Behaviour-Driven Development with Hardware-Software Co-Design for Autonomous Load Management [J].

Alhaj, Mohammad ;

Arbez, Gilbert ;

Peyton, Liam .

2017 8TH INTERNATIONAL CONFERENCE ON INFORMATION AND COMMUNICATION SYSTEMS (ICICS), 2017, :46-51

[40] Hardware-software co-design for dynamic reconfigurable computing with collaborative supports of architecture and operating system [J].

Wang, Wei ;

Wu, Qiang ;

Xie, Wei .

PROCEEDINGS OF THE 2007 11TH INTERNATIONAL CONFERENCE ON COMPUTER SUPPORTED COOPERATIVE WORK IN DESIGN, VOLS 1 AND 2, 2007, :275-+

← 1 2 3 4 5 →