Hardware-Software Co-design for BLDC Motor Speed Controller Design

被引：0

作者：

Alecsa, Bogdan ^{[1
]}

Onea, Alexandru ^{[1
]}

机构：

[1] Gheorghe Asachi Tech Univ, Automat Control & Appl Informat Dept, Blvd Mangeron 27, Iasi 700050, Romania

来源：

ADVANCED MATERIALS RESEARCH II, PTS 1 AND 2 | 2012年 / 463-464卷

关键词：

FPGA; BLDC; speed control; soft processors; hardware/software co-design;

D O I：

10.4028/www.scientific.net/AMR.463-464.1256

中图分类号：

T [工业技术];

学科分类号：

08 ;

摘要：

This paper proposes a combined hardware-software approach for a controller design. The case of a brushless DC (BLDC) motor speed controller is studied. A hardware controller is implemented inside a field programmable gate array (FPGA) device, together with soft core processors that implement by software non-critical tasks, like liquid crystal display (LCD) interface and serial data communication to a host computer. This way, the control algorithm is executed in hardware, as fast as possible, while the monitoring tasks are performed by the software. Experimental results are provided, showing the working design.

引用

页码：1256 / +

页数：2

共 50 条

[21] Hardware and Software Co-Design for Robot Arm [J].

Meshram, Urmila ;

Harkare, R. R. ;

Meshram, Devendra .

CONTEMPORARY COMPUTING, PT 2, 2010, 95 :241-+

[22] The design of a rapid prototyping platform for hardware/software co-design [J].

Wu, BF ;

Peng, CL ;

Sun, XG .

CAD/GRAPHICS '2001: PROCEEDINGS OF THE SEVENTH INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN AND COMPUTER GRAPHICS, VOLS 1 AND 2, 2001, :931-934

[23] A Simulator and Compiler Framework for Agile Hardware-Software Co-design Evaluation and Exploration [J].

Sorensen, Tyler ;

Manocha, Aninda ;

Tureci, Esin ;

Orenes-Vera, Marcelo ;

Aragon, Juan L. ;

Martonosi, Margaret .

2020 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER AIDED-DESIGN (ICCAD), 2020,

[24] Optimized Hardware-Software Co-Design for Kyber and Dilithium on RISC-V SoC FPGA [J].

Wang, Tengfei ;

Zhang, Chi ;

Zhang, Xiaolin ;

Gu, Dawu ;

Cao, Pei .

IACR Transactions on Cryptographic Hardware and Embedded Systems, 2024, 2024 (03) :99-135

[25] Hardware-Software Co-design of QRD-RLS Algorithm with Microblaze Soft Core Processor [J].

Lodha, Nupur ;

Rai, Nivesh ;

Dubey, Rahul ;

Venkataraman, Hrishikesh .

INFORMATION SYSTEMS, TECHNOLOGY AND MANAGEMENT-THIRD INTERNATIONAL CONFERENCE, ICISTM 2009, 2009, 31 :197-207

[26] Hardware software co-design in Haskell [J].

Aronsson M. ;

Sheeran M. .

1600, Association for Computing Machinery, 2 Penn Plaza, Suite 701, New York, NY 10121-0701, United States (52) :162-173

[27] Hardware/software co-design for multimedia [J].

Wolf, W .

ADVANCED SIGNAL PROCESSING: ALGORITHMS, ARCHITECTURES, AND IMPLEMENTATIONS VII, 1997, 3162 :510-517

[28] Hardware Software Co-design in Haskell [J].

Aronsson, Markus ;

Sheeran, Mary .

ACM SIGPLAN NOTICES, 2017, 52 (10) :162-173

[29] Realizing Mathematics of Arrays Operations as Custom Architecture Hardware-Software Co-Design Solutions [J].

Grout, Ian Andrew ;

Mullin, Lenore .

INFORMATION, 2022, 13 (11)

[30] Modeling and Simulating Rydberg Atom Quantum Computers for Hardware-Software Co-design with PachinQo [J].

Ludmir, Jason zev ;

Huo, Yuqian ;

Dibrita, Nicholas s. ;

Pael, Tirthak .

PROCEEDINGS OF THE ACM ON MEASUREMENT AND ANALYSIS OF COMPUTING SYSTEMS, 2024, 8 (03)

← 1 2 3 4 5 →