Hardware-Software Co-design for BLDC Motor Speed Controller Design

被引:0
作者
Alecsa, Bogdan [1 ]
Onea, Alexandru [1 ]
机构
[1] Gheorghe Asachi Tech Univ, Automat Control & Appl Informat Dept, Blvd Mangeron 27, Iasi 700050, Romania
来源
ADVANCED MATERIALS RESEARCH II, PTS 1 AND 2 | 2012年 / 463-464卷
关键词
FPGA; BLDC; speed control; soft processors; hardware/software co-design;
D O I
10.4028/www.scientific.net/AMR.463-464.1256
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
This paper proposes a combined hardware-software approach for a controller design. The case of a brushless DC (BLDC) motor speed controller is studied. A hardware controller is implemented inside a field programmable gate array (FPGA) device, together with soft core processors that implement by software non-critical tasks, like liquid crystal display (LCD) interface and serial data communication to a host computer. This way, the control algorithm is executed in hardware, as fast as possible, while the monitoring tasks are performed by the software. Experimental results are provided, showing the working design.
引用
收藏
页码:1256 / +
页数:2
相关论文
共 50 条
  • [11] A Hardware-Software Co-Design Framework for Real-Time Video Stabilization
    Javed, Hassan
    Bilal, Muhammad
    Masud, Shahid
    JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2020, 29 (02)
  • [12] Acceleration of Fractal Image Compression Using the Hardware-Software Co-Design Methodology
    Alvarado Nava, Oscar
    Diaz Perez, Arturo
    2009 INTERNATIONAL CONFERENCE ON RECONFIGURABLE COMPUTING AND FPGAS, 2009, : 167 - +
  • [13] An analytical method for reliability analysis of hardware-software co-design system
    Zeng, Yanhao
    Xing, Liudong
    Zhang, Qun
    Jia, Xujie
    QUALITY AND RELIABILITY ENGINEERING INTERNATIONAL, 2019, 35 (01) : 165 - 178
  • [14] Hardware-Software Co-Design: A Practical Course for Future Embedded Engineers
    Bartik, Matej
    Pichlova, Dominika
    Kubatova, Hana
    2016 5TH MEDITERRANEAN CONFERENCE ON EMBEDDED COMPUTING (MECO), 2016, : 347 - 350
  • [15] Hardware-Software Co-Design for On-Chip Learning in AI Systems
    Varshika, M. L.
    Mishra, Abhishek Kumar
    Kandasamy, Nagarajan
    Das, Anup
    2023 28TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, ASP-DAC, 2023, : 624 - 631
  • [16] Hardware/Software Co-Design of a High-Speed Othello Solver
    Gangwar, Pranav
    Maurya, Satvik
    Garg, Shubham
    Goyal, Sakshi
    Kumar, Aditya S.
    Dalmia, Preyesh
    Pandey, Neeta
    2019 IEEE 62ND INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2019, : 1223 - 1226
  • [17] Neuro-Symbolic Computing: Advancements and Challenges in Hardware-Software Co-Design
    Yang, Xiaoxuan
    Wang, Zhangyang
    Hu, X. Sharon
    Kim, Chris H.
    Yu, Shimeng
    Pajic, Miroslav
    Manohar, Rajit
    Chen, Yiran
    Li, Hai Helen
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2024, 71 (03) : 1683 - 1689
  • [18] A Simulator and Compiler Framework for Agile Hardware-Software Co-design Evaluation and Exploration
    Sorensen, Tyler
    Manocha, Aninda
    Tureci, Esin
    Orenes-Vera, Marcelo
    Aragon, Juan L.
    Martonosi, Margaret
    2020 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER AIDED-DESIGN (ICCAD), 2020,
  • [19] SOLE: Hardware-Software Co-design of Softmax and LayerNorm for Efficient Transformer Inference
    Wang, Wenxun
    Zhou, Shuchang
    Sun, Wenyu
    Sun, Peiqin
    Liu, Yongpan
    2023 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, ICCAD, 2023,
  • [20] A Hardware-Software Co-design Experiments Platform for NAND Flash Based on Zynq
    Wei, Debao
    Gong, Youhua
    Qiao, Liyan
    Deng, Libao
    2014 IEEE 20TH INTERNATIONAL CONFERENCE ON EMBEDDED AND REAL-TIME COMPUTING SYSTEMS AND APPLICATIONS (RTCSA), 2014,