共 50 条
- [1] Speed optimization of AES algorithm with Hardware-Software Co-design 2017 2ND INTERNATIONAL CONFERENCE FOR CONVERGENCE IN TECHNOLOGY (I2CT), 2017, : 793 - 798
- [2] AES Hardware-Software Co-Design in WSN 21ST IEEE INTERNATIONAL SYMPOSIUM ON ASYNCHRONOUS CIRCUITS AND SYSTEMS (ASYNC 2015), 2015, : 85 - 92
- [3] Hardware-Software Co-Design of AES on FPGA PROCEEDINGS OF THE 2012 INTERNATIONAL CONFERENCE ON ADVANCES IN COMPUTING, COMMUNICATIONS AND INFORMATICS (ICACCI'12), 2012, : 1118 - 1122
- [6] Hardware-Software Co-Design Based Obfuscation of Hardware Accelerators 2019 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI (ISVLSI 2019), 2019, : 549 - 554
- [7] High speed video board as a case study for hardware-software co-design INTERNATIONAL CONFERENCE ON COMPUTER DESIGN - VLSI IN COMPUTERS AND PROCESSORS, PROCEEDINGS, 1996, : 185 - 190
- [9] Hardware-software co-design of a fingerprint matcher on card 2006 IEEE INTERNATIONAL CONFERENCE ON ELECTRO/INFORMATION TECHNOLOGY, 2006, : 113 - 118
- [10] Component-based hardware-software co-design ORGANIC AND PERVASIVE COMPUTING - ARCS 2004, 2004, 2981 : 169 - 183