Verification of language based fault-tolerance

被引:0
|
作者
Earle, CB [1 ]
Fredlund, LA
机构
[1] Univ Kent, Comp Lab, Canterbury CT2 7NZ, Kent, England
[2] Univ Politecn Madrid, Fac Informat, LSIIS, Madrid, Spain
来源
COMPUTER AIDED SYSTEMS THEORY - EUROCAST 2005 | 2005年 / 3643卷
关键词
D O I
暂无
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
In this paper we target the verification of fault tolerant aspects of distributed applications written in the Erlang programming language. Erlang programmers mostly work with ready-made language components. Our approach to verification of fault tolerance is to verify systems built using a central component of most Erlang software, a generic server component with fault tolerance handling. To verify such Erlang programs we automatically translate them into processes of the mu CRL process algebra, generate their state spaces, and use a model checker to determine whether they satisfy correctness properties specified in the mu-calculus. The key observation of this paper is that, due to the usage of these higher-level design patterns, the state space generated from a Erlang program, even with failures occurring, is relatively small, and can be generated automatically.
引用
收藏
页码:140 / 149
页数:10
相关论文
共 50 条
  • [1] Dynamic scheduling and fault-tolerance: Specification and verification
    Janowski, T
    Joseph, M
    REAL-TIME SYSTEMS, 2001, 20 (01) : 51 - 81
  • [2] Dynamic Scheduling and Fault-Tolerance: Specification and Verification
    Tomasz Janowski
    Mathai Joseph
    Real-Time Systems, 2001, 20 : 51 - 81
  • [3] Security, fault-tolerance and their verification for ambient systems
    Hoepman, JH
    SECURITY AND PRIVACY IN THE AGE OF UNCERTAINTY, 2003, 122 : 441 - 446
  • [4] Specification and verification of fault-tolerance, timing, and scheduling
    Liu, ZM
    Joseph, M
    ACM TRANSACTIONS ON PROGRAMMING LANGUAGES AND SYSTEMS, 1999, 21 (01): : 46 - 89
  • [5] A Verification Strategy for Fault-Detection and Fault-Tolerance Circuits
    Boschi, Gabriele
    Mariani, Riccardo
    Lorenzini, Stefano
    2011 IEEE 17TH INTERNATIONAL ON-LINE TESTING SYMPOSIUM (IOLTS), 2011,
  • [6] Formal Verification of Automatic Circuit Transformations for Fault-Tolerance
    Burlyaev, Dmitry
    Fradet, Pascal
    PROCEEDINGS OF THE 15TH CONFERENCE ON FORMAL METHODS IN COMPUTER-AIDED DESIGN (FMCAD 2015), 2015, : 41 - 48
  • [7] FAULT-TOLERANCE
    GROSSPIETSCH, KE
    MICROPROCESSING AND MICROPROGRAMMING, 1993, 38 (1-5): : 783 - 783
  • [8] Designing masking fault-tolerance via nonmasking fault-tolerance
    Arora, A
    Kulkarni, SS
    IEEE TRANSACTIONS ON SOFTWARE ENGINEERING, 1998, 24 (06) : 435 - 450
  • [9] Hypevisor-based fault-tolerance
    Bressoud, TC
    Schneider, FB
    ACM TRANSACTIONS ON COMPUTER SYSTEMS, 1996, 14 (01): : 80 - 107
  • [10] A Robot Fault-tolerance Approach Based on Fault Type
    Shim, Bingu
    Baek, Beomho
    Kim, Suntae
    Park, Sooyong
    2009 NINTH INTERNATIONAL CONFERENCE ON QUALITY SOFTWARE (QSIC 2009), 2009, : 296 - 304