RandMap: Wear Level for Phase Change Memory Based on Layer-based Random Mapping

被引:11
作者
Liu, Wei [1 ]
Bai, Jia-Ju [1 ]
Wang, Yu-Ping [1 ]
机构
[1] Tsinghua Univ, Dept Comp Sci & Technol, Beijing, Peoples R China
来源
2016 13TH INTERNATIONAL CONFERENCE ON EMBEDDED SOFTWARE AND SYSTEMS (ICESS) - PROCEEDINGS | 2016年
关键词
phase change memory; embedded systems; random mapping; wear level; RANDOM-ACCESS MEMORY;
D O I
10.1109/ICESS.2016.28
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
Phase change memory (PCM) is a new kind of nonvolatile storage. Compared to traditional memory, it has many advantages, such like lower-energy use, higher density and better scalability. PCM is supposed to replace DRAM and become the next generation of memory in embedded systems. However, PCM still has some disadvantages, such as the limitation of writing times. Although some approaches have been proposed to relieve these disadvantages, they can not well resist the malicious wear attacks. In this paper, we propose a practical approach named RandMap to achieve wear level in PCM. RandMap separates PCM into layers, and each layer uses its own random mapping table to achieve wear level when converting the logic address to physical address. When the writing time of a layer reaches the threshold, its random mapping table will be updated immediately. RandMap can implement wear level and enhance the ability of resisting malicious wear attacks, and it is available for large-size PCM. Our evaluation on SPEC2000 and SPEC2006 benchmarks shows that RandMap can improve the wear-level effect to 77.2% compared to previous approaches, and it can support the PCM size up to 16GB.
引用
收藏
页码:80 / 86
页数:7
相关论文
共 17 条
[1]  
[Anonymous], ART COMPUTER PROGRAM
[2]  
Bedeschi Ferdinando, 2008, 2008 IEEE International Solid-State Circuits Conference - Digest of Technical Papers, P428, DOI 10.1109/ISSCC.2008.4523240
[3]  
Binkert Nathan, 2011, Computer Architecture News, V39, P1, DOI 10.1145/2024716.2024718
[4]  
Chen RH, 2015, ASIA S PACIF DES AUT, P340, DOI 10.1109/ASPDAC.2015.7059028
[5]  
Dhiman G, 2009, DES AUT CON, P664
[6]   Storage-class memory: The next storage system technology [J].
Freitas, R. F. ;
Wilcke, W. W. .
IBM JOURNAL OF RESEARCH AND DEVELOPMENT, 2008, 52 (4-5) :439-447
[7]  
Liu C., 2015, P 16 INT C LANG COMP
[8]  
Papandreou N., 2011, IEEE International Memory Workshop, P1, DOI DOI 10.1109/IMW.2011.5873231
[9]  
Qureshi Moinuddin K., 2009, Proceedings of the 2009 42nd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO 2009), P14, DOI 10.1145/1669112.1669117
[10]  
Qureshi MK, 2009, CONF PROC INT SYMP C, P24, DOI 10.1145/1555815.1555760