A Low-Energy Machine-Learning Classifier Based on Clocked Comparators for Direct Inference on Analog Sensors

被引:28
作者
Wang, Zhuo [1 ]
Verma, Naveen [1 ]
机构
[1] Princeton Univ, Dept Elect Engn, Princeton, NJ 08544 USA
关键词
Classification; comparators; low-energy accelerator; ACCELERATORS; PROCESSOR; ERROR; CMOS;
D O I
10.1109/TCSI.2017.2703880
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper presents a system, where clocked comparators consuming only CV2 energy directly derive classification decisions from analog sensor signals, thereby replacing instrumentation amplifiers, ADCs, and digital MACs, as typically required. A machine-learning algorithm for training the classifier is presented, which enables circuit non-idealities as well as severe energy/area scaling in analog circuits to be overcome. Furthermore, a noise model of the system is presented and experimentally verified, providing a means to predict and optimize classification error probability in a given application. The noise model shows that superior noise efficiency is achieved by the comparator-based system compared with a system based on linear low-noise amplifiers. A prototype in 130-nm CMOS performs image recognition of handwritten numerical digits, by taking raw analog pixels as the inputs. Due to pin limitations on the chip, the images with 28 x 28 = 784 pixels are resized and downsampled to give 47 pixel features, yielding an accuracy of 90% for an ideal ten-way classification system ( MATLAB simulated). The prototype comparator-based system achieves equivalent performance with a total energy of 543 pJ per ten-way classification at a rate up to 1.3 M images per second, representing 33 x lower energy than an ADC/digital-MAC system.
引用
收藏
页码:2954 / 2965
页数:12
相关论文
共 30 条
[1]   A survey on wireless multimedia sensor networks [J].
Akyildiz, Ian F. ;
Melodia, Tommaso ;
Chowdhury, Kaushik R. .
COMPUTER NETWORKS, 2007, 51 (04) :921-960
[2]  
Altaf M., 2016, IEEE T BIOMED CIRC S, V10, P49
[3]  
BUHLER FN, 2016, IEEE S VLSI CIRC VLS, P1
[4]  
Chen YH, 2016, ISSCC DIG TECH PAP I, V59, P262, DOI 10.1109/ISSCC.2016.7418007
[5]  
Chippa VK, 2010, DES AUT CON, P555
[6]   Charge-mode parallel architecture for vector-matrix multiplication [J].
Genov, R ;
Cauwenberghs, G .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-ANALOG AND DIGITAL SIGNAL PROCESSING, 2001, 48 (10) :930-936
[7]  
Gurobi Optimization Inc, 2012, Gurobi Optimizer Reference Manual
[8]  
Guyon I, 2003, J MACH LEARN RES, V3, P1157, DOI DOI 10.1162/153244303322753616
[9]  
Hanson S, 2009, SYMP VLSI CIRCUITS, P176
[10]   An On-Chip-Trainable Gaussian-Kernel Analog Support Vector Machine [J].
Kang, Kyunghee ;
Shibata, Tadashi .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2010, 57 (07) :1513-1524