共 30 条
[2]
Altaf M., 2016, IEEE T BIOMED CIRC S, V10, P49
[3]
BUHLER FN, 2016, IEEE S VLSI CIRC VLS, P1
[4]
Chen YH, 2016, ISSCC DIG TECH PAP I, V59, P262, DOI 10.1109/ISSCC.2016.7418007
[5]
Chippa VK, 2010, DES AUT CON, P555
[6]
Charge-mode parallel architecture for vector-matrix multiplication
[J].
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-ANALOG AND DIGITAL SIGNAL PROCESSING,
2001, 48 (10)
:930-936
[7]
Gurobi Optimization Inc, 2012, Gurobi Optimizer Reference Manual
[8]
Guyon I, 2003, J MACH LEARN RES, V3, P1157, DOI DOI 10.1162/153244303322753616
[9]
Hanson S, 2009, SYMP VLSI CIRCUITS, P176