High-speed StrongARM-latch-based Bang-bang Phase Detector in 40-nm CMOS Technology

被引：0
|
作者：
Sung, Gaeryun [1 ]
Han, Jaeduk [1 ]
机构：
[1] Hanyang Univ, Dept Elect Engn, Seoul, South Korea
来源：
18TH INTERNATIONAL SOC DESIGN CONFERENCE 2021 (ISOCC 2021) | 2021年
基金：
新加坡国家研究基金会;
关键词：
StorngARM latch; phase detector; clock-to-Q delay; power consumption;
D O I：
10.1109/ISOCC53507.2021.9613931
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
This paper presents a high-speed strongARM-latch-based bang-bang phase detector (PD). Instead of using D-flipflops (DFF) or D-latches, which are used in conventional bang-bang PDs, strongARM latches are used to achieve high sensitivity owing to their regeneration behaviors. By comparing the clock-to-Q delay(tcq) and maximum data rate of conventional and proposed phase detectors, it is found that the proposed strongARM-latch-based bang-bang PD has a smaller clock-to-Q delay and a higher data rate.
引用
收藏
页码：377 / 378
页数：2
相关论文
共 50 条
  • [41] High-Speed Active Quench and Reset Circuit for SPAD in a Standard 65 nm CMOS Technology
    Jiang, Wei
    Scott, Ryan
    Deen, M. Jamal
    IEEE PHOTONICS TECHNOLOGY LETTERS, 2021, 33 (24) : 1431 - 1434
  • [42] Low Power High-Speed Current Comparator Using 130nm CMOS Technology
    Badal, Md Torikul Islam
    Bin Mashuri, Mujahidun
    Reaz, Mamun Bin Ibne
    Kamal, Noorfazila
    Hashim, Fazida Hanim
    2016 INTERNATIONAL CONFERENCE ON ADVANCES IN ELECTRICAL, ELECTRONIC AND SYSTEMS ENGINEERING (ICAEES), 2016, : 72 - 76
  • [43] High-speed monolithically integrated silicon photoreceivers fabricated in 130-nm CMOS technology
    Csutak, SM
    Schaub, JD
    Wu, WE
    Shimer, R
    Campbell, JC
    JOURNAL OF LIGHTWAVE TECHNOLOGY, 2002, 20 (09) : 1724 - 1729
  • [44] A high-speed transient waveform sampling SCA ASIC prototype in 180 nm CMOS technology
    Wang, Yuting
    Zhao, Lei
    Qin, Jiajun
    Li, Qiuyang
    Bin, Xinyu
    An, Qi
    NUCLEAR INSTRUMENTS & METHODS IN PHYSICS RESEARCH SECTION A-ACCELERATORS SPECTROMETERS DETECTORS AND ASSOCIATED EQUIPMENT, 2023, 1053
  • [45] A power-efficient high GBW operational amplifier with its analog baseband IC implementation in 40-nm CMOS technology
    Jiang, Yu
    Cheng, Xu
    Han, Jing-Yu
    Guo, Gui-Liang
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2023, 114 (03) : 475 - 482
  • [46] A power-efficient high GBW operational amplifier with its analog baseband IC implementation in 40-nm CMOS technology
    Yu Jiang
    Xu Cheng
    Jing-Yu Han
    Gui-Liang Guo
    Analog Integrated Circuits and Signal Processing, 2023, 114 : 475 - 482
  • [47] A High-Speed DDFS MMIC with Frequency, Phase and Amplitude Modulations in 65nm CMOS
    Alonso, Abdel Martinez
    Miyahara, Masaya
    Matsuzawa, Akira
    2017 IEEE ASIAN SOLID-STATE CIRCUITS CONFERENCE (A-SSCC), 2017, : 181 - 184
  • [48] Phase detector for PLL-based high-speed data recovery
    Tang, YH
    Geiger, RL
    ELECTRONICS LETTERS, 2002, 38 (23) : 1417 - 1419
  • [49] A 500-MS/s 8-b Low Power High Speed Asynchronous SAR ADC in 40-nm CMOS
    Ding, Bowen
    Miao, Peng
    Li, Fei
    2019 5TH INTERNATIONAL CONFERENCE ON FRONTIERS OF SIGNAL PROCESSING (ICFSP 2019), 2019, : 136 - 140
  • [50] 60-GHz Low-Noise VGA and Interpolation-Based Gain Cell in a 40-nm CMOS Technology
    Wang, Bindi
    Gao, Hao
    van Dommele, A. Rainier
    Matters-Kammerer, Marion K.
    Baltus, Peter G. M.
    IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES, 2019, 67 (02) : 518 - 532
12345