High-speed StrongARM-latch-based Bang-bang Phase Detector in 40-nm CMOS Technology

被引：0

作者：

Sung, Gaeryun ^{[1
]}

Han, Jaeduk ^{[1
]}

机构：

[1] Hanyang Univ, Dept Elect Engn, Seoul, South Korea

来源：

18TH INTERNATIONAL SOC DESIGN CONFERENCE 2021 (ISOCC 2021) | 2021年

基金：

新加坡国家研究基金会;

关键词：

StorngARM latch; phase detector; clock-to-Q delay; power consumption;

D O I：

10.1109/ISOCC53507.2021.9613931

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

This paper presents a high-speed strongARM-latch-based bang-bang phase detector (PD). Instead of using D-flipflops (DFF) or D-latches, which are used in conventional bang-bang PDs, strongARM latches are used to achieve high sensitivity owing to their regeneration behaviors. By comparing the clock-to-Q delay(tcq) and maximum data rate of conventional and proposed phase detectors, it is found that the proposed strongARM-latch-based bang-bang PD has a smaller clock-to-Q delay and a higher data rate.

引用

页码：377 / 378

页数：2

共 50 条

[21] A Fractional-N, All-digital Injection-Locked PLL with Wide Tuning Range Digitally Controlled Ring Oscillator and Bang-Bang Phase Detection for Temperature Tracking in 40nm CMOS
Grollitsch, Werner
Nonis, Roberto
ESSCIRC CONFERENCE 2016, 2016, : 201 - 204
[22] A 28-Gb/s 27.2mW NRZ Full-Rate Bang-Bang Clock and Data Recovery in 22 nm FD-SOI CMOS Technology
Iftekhar, Mohammed
Gowda, Harshan
Kneuper, Pascal
Sadiye, Babak
Mueller, Wolfgang
Scheytt, J. Christoph
2023 IEEE BICMOS AND COMPOUND SEMICONDUCTOR INTEGRATED CIRCUITS AND TECHNOLOGY SYMPOSIUM, BCICTS, 2023, : 191 - 194
[23] A Phase Change Memory Chip Based on Ti Sb Te Alloy in 40-nm Standard CMOS Technology
Zhitang Song
Yi Peng Zhan
Daolin Cai
Bo Liu
Yifeng Chen
Jiadong Ren
Nano-Micro Letters, 2015, 7 (02) : 172 - 176
[24] A Phase Change Memory Chip Based on Ti Sb Te Alloy in 40-nm Standard CMOS Technology
Zhitang Song
Yi Peng Zhan
Daolin Cai
Bo Liu
Yifeng Chen
Jiadong Ren
Nano-Micro Letters, 2015, (02) : 172 - 176
[25] A Bang-Bang Digital PLL Covering 11.1-14.3 GHz and 14.7-18.7 GHz with sub-40 fs RMS Jitter in 7 nm FinFET Technology
Ek, Staffan
Karlsson, Patrik
Kampe, Andreas
Strandberg, Roland
Narayanan, Aravind Tharayil
Anderson, Martin
Dafallah, Hind
Daghbashyan, Mesrop
Nejad, Tayebeh Ghanavati
Hagglund, Robert
Ivanisevic, Nikola
Nilsson, Robert
Nygren, Peter
Palm, Mattias
Sall, Erik
Tao, Sha
Yee, My-Chien
Sundstrom, Lars
ESSCIRC 2022- IEEE 48TH EUROPEAN SOLID STATE CIRCUITS CONFERENCE (ESSCIRC), 2022, : 237 - 240
[26] A 12.9-to-15.1GHz Digital PLL Based on a Bang-Bang Phase Detector with Adaptively Optimized Noise Shaping Achieving 107.6fs Integrated Jitter
Mercandelli, Mario
Santiccioli, Alessio
Dartizio, Simone Mattia
Shehata, Abanob
Tesolin, Francesco
Karman, Saleh
Bertulessi, Luca
Buccoleri, Francesco
Avallone, Luca
Parisi, Angelo
Lacaita, Andrea Leonardo
Kennedy, Michael Peter
Samori, Carlo
Levantino, Salvatore
2021 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE (ISSCC), 2021, 64 : 446 - +
[27] A 240-GHz Wideband LNA with Dual-Peak-Gmax Cores and Customized High-Speed Transistors in 40-nm CMOS
Chen, Yu-Kai
Su, Wei-Zhe
Tseng, Yi-Fan
Li, Chun-Hsing
2024 IEEE/MTT-S INTERNATIONAL MICROWAVE SYMPOSIUM, IMS 2024, 2024, : 223 - 226
[28] A 60 GHz 360°Phase Shifter with 2.7°Phase Resolution and 1.4° RMS Phase Error in a 40-nm CMOS Technology
Wang, Bindi
Gao, Hao
Matters-Kammerer, M. K.
Baltus, P. G. M.
PROCEEDINGS OF THE 2018 IEEE RADIO FREQUENCY INTEGRATED CIRCUITS SYMPOSIUM (RFIC), 2018, : 144 - 147
[29] A 2.5ps 0.8-to-3.2GHz Bang-Bang Phase- and Frequency-Detector-Based All-Digital PLL with Noise Self-Adjustment
Jang, Taekwang
Jeong, Seokhyeon
Jeon, Dongsuk
Choo, Kyojin David
Sylvester, Dennis
Blaauw, David
2017 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE (ISSCC), 2017, : 148 - 148
[30] A Compact 53-62 GHz Phase Shifter With Series Peaking Technique in 40-nm CMOS Technology
Huang, Shangyao
Wang, Yanjie
Feng, Guangyin
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2024, 71 (10) : 4407 - 4411

← 1 2 3 4 5 →