High-speed StrongARM-latch-based Bang-bang Phase Detector in 40-nm CMOS Technology

被引：0
|
作者：
Sung, Gaeryun [1 ]
Han, Jaeduk [1 ]
机构：
[1] Hanyang Univ, Dept Elect Engn, Seoul, South Korea
来源：
18TH INTERNATIONAL SOC DESIGN CONFERENCE 2021 (ISOCC 2021) | 2021年
基金：
新加坡国家研究基金会;
关键词：
StorngARM latch; phase detector; clock-to-Q delay; power consumption;
D O I：
10.1109/ISOCC53507.2021.9613931
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
This paper presents a high-speed strongARM-latch-based bang-bang phase detector (PD). Instead of using D-flipflops (DFF) or D-latches, which are used in conventional bang-bang PDs, strongARM latches are used to achieve high sensitivity owing to their regeneration behaviors. By comparing the clock-to-Q delay(tcq) and maximum data rate of conventional and proposed phase detectors, it is found that the proposed strongARM-latch-based bang-bang PD has a smaller clock-to-Q delay and a higher data rate.
引用
收藏
页码：377 / 378
页数：2
相关论文
共 50 条
  • [11] Bit-error rate estimation for bang-bang clock and data recovery circuit in high-speed serial links
    Hong, Dongwoo
    Cheng, Kwang-Ting
    26TH IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 2008, : 17 - 22
  • [12] A 12.9-to-15.1-GHz Digital PLL Based on a Bang-Bang Phase Detector With Adaptively Optimized Noise Shaping
    Dartizio, Simone M.
    Tesolin, Francesco
    Mercandelli, Mario
    Santiccioli, Alessio
    Shehata, Abanob
    Karman, Saleh
    Bertulessi, Luca
    Buccoleri, Francesco
    Avallone, Luca
    Parisi, Angelo
    Lacaita, Andrea L.
    Kennedy, Michael P.
    Samori, Carlo
    Levantino, Salvatore
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2022, 57 (06) : 1723 - 1735
  • [13] A 28-Gb/s 13.8-mW Half-Rate Bang-Bang Clock and Data Recovery Circuit Using Return-to-Zero-Based Symmetrical Bang-Bang Phase Detector
    Ge, Xinyi
    Chen, Yong
    Wang, Lin
    Qi, Nan
    Mak, Pui-In
    Martins, Rui P.
    2022 IEEE NORDIC CIRCUITS AND SYSTEMS CONFERENCE (NORCAS), 2022,
  • [14] A high-speed quadruple-node-upset-tolerant latch in 22 nm CMOS technology*
    Huang, Zhengfeng
    Zhang, Yan
    Wu, Wenhui
    Duan, Lanxi
    Liang, Huaguo
    Ouyang, Yiming
    Yan, Aibin
    Song, Tai
    MICROELECTRONICS RELIABILITY, 2023, 147
  • [15] An energy-efficient high-speed CMOS hybrid comparator with reduced delay time in 40-nm CMOS process
    Sen Huang
    Shengxi Diao
    Fujiang Lin
    Analog Integrated Circuits and Signal Processing, 2016, 89 : 231 - 238
  • [16] An energy-efficient high-speed CMOS hybrid comparator with reduced delay time in 40-nm CMOS process
    Huang, Sen
    Diao, Shengxi
    Lin, Fujiang
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2016, 89 (01) : 231 - 238
  • [17] A Digital Bang-Bang Phase-Locked Loop with Background Injection Timing Calibration and Automatic Loop Gain Control in 7nm FinFET CMOS
    Kuan, Ting-Kuei
    Wu, Chin-Yang
    Shen, Ruei-Pin
    Chang, Chih-Hsien
    Hsieh, Kenny
    Chen, Mark
    2018 IEEE SYMPOSIUM ON VLSI CIRCUITS, 2018, : 179 - 180
  • [18] A Phase Change Memory Chip Based on TiSbTe Alloy in 40-nm Standard CMOS Technology
    Zhitang Song
    YiPeng Zhan
    Daolin Cai
    Bo Liu
    Yifeng Chen
    Jiadong Ren
    Nano-Micro Letters, 2015, 7 : 172 - 176
  • [19] A Phase Change Memory Chip Based on TiSbTe Alloy in 40-nm Standard CMOS Technology
    Song, Zhitang
    Zhan, YiPeng
    Cai, Daolin
    Liu, Bo
    Chen, Yifeng
    Ren, Jiadong
    NANO-MICRO LETTERS, 2015, 7 (02) : 172 - 176
  • [20] A 2.4psrms-jitter Digital PLL with Multi-Output Bang-Bang Phase Detector and Phase-Interpolator-Based Fractional-N Divider
    Nonis, Roberto
    Grollitsch, Werner
    Santa, Thomas
    Cherniak, Dmytro
    Da Dalt, Nicola
    2013 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE DIGEST OF TECHNICAL PAPERS (ISSCC), 2013, 56 : 356 - +
12345