共 105 条
[1]
Aalsaud A, 2018, INT WORKS POW TIM, P206, DOI 10.1109/PATMOS.2018.8464142
[2]
AGARWAL A, 1995, ACM COMP AR, P2, DOI 10.1109/ISCA.1995.524544
[3]
Agrawal H, 2007, INT SYMP ADV NETW, P3
[4]
An Approach to Multi-core Functional Gate-level Simulation Minimizing Synchronization and Communication Overheads
[J].
2013 14TH INTERNATIONAL WORKSHOP ON MICROPROCESSOR TEST AND VERIFICATION (MTV): COMMON CHALLENGES AND SOLUTIONS,
2013,
:77-82
[5]
Al-Babtain Bashayer M., 2013, International Journal of New Computer Architectures and their Applications, V3, P30
[6]
Speedup and Parallelization Models for Energy-Efficient Many-Core Systems Using Performance Counters
[J].
2017 INTERNATIONAL CONFERENCE ON HIGH PERFORMANCE COMPUTING & SIMULATION (HPCS),
2017,
:410-417
[7]
Power and Energy Normalized Speedup Models for Heterogeneous Many Core Computing
[J].
2016 16TH INTERNATIONAL CONFERENCE ON APPLICATION OF CONCURRENCY TO SYSTEM DESIGN (ACSD 2016),
2016,
:84-93
[8]
Amdahl G.M., 1967, SPRING JOINT COMP C
[9]
[Anonymous], 2012, Proceedings of the Thirty-fifth Australasian Computer Science Conference-Volume 122, ACSC '12
[10]
Arenas M.G., 2011, GPU COMPUTATION BIOI, P433, DOI [10.1007/978-3-642-21501-8-54, DOI 10.1007/978-3-642-21501-8-54]