共 27 条
[1]
Bastos JL, 2006, APPL POWER ELECT CO, P1443
[2]
Benrekia F., 2009, 2009 6th International Multi-Conference on Systems, Signals and Devices, P1
[3]
Cavuslu MA, 2008, GOMSIS
[4]
Chorowski J., 2011, IEEE T NEURAL NETWOR, V99, P1
[5]
Design and implementation of a high level programming environment for FPGA-based image processing
[J].
IEE PROCEEDINGS-VISION IMAGE AND SIGNAL PROCESSING,
2000, 147 (04)
:377-384
[6]
Hardware compiler realising concurrent processes in reconfigurable logic
[J].
IEE PROCEEDINGS-COMPUTERS AND DIGITAL TECHNIQUES,
2001, 148 (4-5)
:152-162
[7]
A gradual neural network approach for FPGA segmented channel routing problems
[J].
IEEE TRANSACTIONS ON SYSTEMS MAN AND CYBERNETICS PART B-CYBERNETICS,
1999, 29 (04)
:481-489
[8]
SiGe HBT BiCMOS FPGAs for fast reconfigurable computing
[J].
IEE PROCEEDINGS-COMPUTERS AND DIGITAL TECHNIQUES,
2000, 147 (03)
:189-194