A Data Path Design Tool for Automatically Mapping Artificial Neural Networks on to FPGA-Based Systems

被引:2
作者
Sahin, Ibrahim [2 ]
Saritekin, Namik Kemal [1 ]
机构
[1] Duzce Univ, Dept Elect Engn, Konuralp, Duzce, Turkey
[2] Duzce Univ, Dept Comp Engn, Konuralp, Duzce, Turkey
关键词
Artificial Neural Networks; Design Automation; Field Programmable Gate Arrays; Software Tool; IMPLEMENTATION; COMPILER;
D O I
10.5370/JEET.2016.11.5.1466
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Artificial Neural Networks (ANNs) are usually implemented as software running on general purpose computers. On the other hand, when software implementations do not provide sufficient performance, ANNs are implemented as hardware on FPGA based systems for performance enhancement. Mapping ANNs to FPGAs is a time consuming and error prune process. In this study, a novel data path design tool, ANNGEN, has been proposed to help automate mapping ANNs to FPGA based systems. ANNGEN accepts ANN definitions in a NetList form. First, it parses and analyzes given NetList. Second, it checks the availability of the neurons. If all the neurons required by the NetList are available in its neuron Library, ANGENN performs the design procedure and produces VHDL code for the given NetList. ANNGEN has been tested with several different test cases, and it is observed that it is able to successfully generate VHDL codes for given ANN NetLists. Our practice with ANNGEN has showed that it effectively shortens the time required for implementing ANNs on FPGAs. It also eliminates the need for expert people. Additionally, ANNGEN produces error free code; thus, the debugging stage is also eliminated.
引用
收藏
页码:1466 / 1474
页数:9
相关论文
共 27 条
[1]  
Bastos JL, 2006, APPL POWER ELECT CO, P1443
[2]  
Benrekia F., 2009, 2009 6th International Multi-Conference on Systems, Signals and Devices, P1
[3]  
Cavuslu MA, 2008, GOMSIS
[4]  
Chorowski J., 2011, IEEE T NEURAL NETWOR, V99, P1
[5]   Design and implementation of a high level programming environment for FPGA-based image processing [J].
Crookes, D ;
Benkrid, K ;
Bouridane, A ;
Alotaibi, K ;
Benkrid, A .
IEE PROCEEDINGS-VISION IMAGE AND SIGNAL PROCESSING, 2000, 147 (04) :377-384
[6]   Hardware compiler realising concurrent processes in reconfigurable logic [J].
Diessel, O ;
Milne, G .
IEE PROCEEDINGS-COMPUTERS AND DIGITAL TECHNIQUES, 2001, 148 (4-5) :152-162
[7]   A gradual neural network approach for FPGA segmented channel routing problems [J].
Funabiki, N ;
Yoda, M ;
Kitamichi, J ;
Nishikawa, S .
IEEE TRANSACTIONS ON SYSTEMS MAN AND CYBERNETICS PART B-CYBERNETICS, 1999, 29 (04) :481-489
[8]   SiGe HBT BiCMOS FPGAs for fast reconfigurable computing [J].
Goda, BS ;
McDonald, JF ;
Carlough, SR ;
Krawczyk, TW ;
Kraft, RP .
IEE PROCEEDINGS-COMPUTERS AND DIGITAL TECHNIQUES, 2000, 147 (03) :189-194
[9]   PipeRench: A reconfigurable architecture and compiler [J].
Goldstein, SC ;
Schmit, H ;
Budiu, M ;
Cadambi, S ;
Moe, M ;
Taylor, RR .
COMPUTER, 2000, 33 (04) :70-+
[10]   Development and Implementation of Parameterized FPGA-Based General Purpose Neural Networks for Online Applications [J].
Gomperts, Alexander ;
Ukil, Abhisek ;
Zurfluh, Franz .
IEEE TRANSACTIONS ON INDUSTRIAL INFORMATICS, 2011, 7 (01) :78-89