A graph-based framework for High-level test synthesis

被引：0

作者：

Bashari, Ali Pourghaffari ^{[1
]}

Pourmozafari, Saadat ^{[1
]}

机构：

[1] Amirkabir Univ Technol, Comp & IT Dept, Hafez Ave, Tehran, Iran

来源：

WORLD CONGRESS ON ENGINEERING 2007, VOLS 1 AND 2 | 2007年

关键词：

BIST; synthesis; testability; register allocation; (C)BILBO;

D O I：

暂无

中图分类号：

TP18 [人工智能理论];

学科分类号：

081104 ; 0812 ; 0835 ; 1405 ;

摘要：

Improving testability during the early stages of High-level synthesis has several advantages including reduced test hardware overhead and design iterations. Recently, BIST techniques have changed their way from traditional DFT to modern SFT approach. In this paper, we present a novel flexible register allocation method for digital circuits, which is based on considering testability parameters as weights of register compatibility graph and weighted graph maximum clique algorithm in which during the synthesis, testability considerations impact on register allocation.

引用

页码：486 / +

页数：2

共 50 条

[31] Infinite-state high-level MSCs: Model-checking and realizability [J].

Genest, Blaise ;

Muscholl, Anca ;

Seidl, Helmut ;

Zeitoun, Marc .

JOURNAL OF COMPUTER AND SYSTEM SCIENCES, 2006, 72 (04) :617-647

[32] High-level synthesis of switched-capacitor, switched-current and continuous-time ΣΔ modulators using SIMULINK-based time-domain behavioral models [J].

Ruiz-Amaya, J ;

de la Rosa, JM ;

Fernández, FV ;

Medeiro, F ;

del Río, R ;

Pérez-Verdú, B ;

Rodríguez-Vázquez, A .

IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2005, 52 (09) :1795-1810

[33] Automatic generation of verifiable cache coherence simulation models from high-level specifications [J].

Field, AJ ;

Harrison, PG ;

Kanani, K .

PROCEEDINGS OF THE 4TH AUSTRALASIAN THEORY SYMPOSIUM, CATS'98, 1998, 20 (03) :261-275

[34] Synthesis of Σ Δ DAC from high level specification [J].

Shen, D ;

Lin, ZH .

PROCEEDINGS OF THE 6TH INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN & COMPUTER GRAPHICS, 1999, :577-581

[35] Synthesis of δ layered sodium disilicate with high framework stability [J].

Dong, JX ;

Xu, H ;

Zhong, GY ;

Li, JP ;

Lian, GW .

TENSIDE SURFACTANTS DETERGENTS, 2004, 41 (06) :274-277

[36] Library-based process test vehicle design framework [J].

Doong, KYY ;

Hung, LJ ;

Ho, S ;

Young, KL ;

Lin, SC .

DESIGN AND PROCESS INTEGRATION FOR MICROELECTRONIC MANUFACTURING, 2003, :188-196

[37] A Test Point Selection Method Based on Fault Response Matrices Framework [J].

Hu, Jing ;

Lin, Yuheng ;

Xu, Zhongqiu ;

He, Hongxi ;

Li, Zhi ;

Zhang, Guoning .

IEEE TRANSACTIONS ON INSTRUMENTATION AND MEASUREMENT, 2023, 72

[38] Accurately Handle Don't-Care Conditions in High-Level Designs and Application for Reducing Initialized Registers [J].

Chou, Hong-Zu ;

Chang, Kai-Hui ;

Kuo, Sy-Yen .

IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2010, 29 (04) :646-651

[39] Research of system-level testability model based on fuzzy directed graph theory [J].

Wei Zhonglin ;

Chen Jianhui ;

Gao Fengqi ;

Lian Guangyao .

Proceedings of the First International Symposium on Test Automation & Instrumentation, Vols 1 - 3, 2006, :135-138

[40] Synthesis of Al-MCM-41 with high content of framework aluminum [J].

Wan, Y ;

Wang, Z ;

Ma, JX ;

Jin, XM ;

Zhou, W .

ACTA CHIMICA SINICA, 2002, 60 (01) :71-75

← 1 2 3 4 5 →