A graph-based framework for High-level test synthesis

被引：0

作者：

Bashari, Ali Pourghaffari ^{[1
]}

Pourmozafari, Saadat ^{[1
]}

机构：

[1] Amirkabir Univ Technol, Comp & IT Dept, Hafez Ave, Tehran, Iran

来源：

WORLD CONGRESS ON ENGINEERING 2007, VOLS 1 AND 2 | 2007年

关键词：

BIST; synthesis; testability; register allocation; (C)BILBO;

D O I：

暂无

中图分类号：

TP18 [人工智能理论];

学科分类号：

081104 ; 0812 ; 0835 ; 1405 ;

摘要：

Improving testability during the early stages of High-level synthesis has several advantages including reduced test hardware overhead and design iterations. Recently, BIST techniques have changed their way from traditional DFT to modern SFT approach. In this paper, we present a novel flexible register allocation method for digital circuits, which is based on considering testability parameters as weights of register compatibility graph and weighted graph maximum clique algorithm in which during the synthesis, testability considerations impact on register allocation.

引用

页码：486 / +

页数：2

共 50 条

[21] High-level synthesis of ΔΣ modulator topologies optimized for complexity, sensitivity, and power consumption [J].

Tang, H ;

Doboli, A .

IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2006, 25 (03) :597-607

[22] High level synthesis for at-speed self-test [J].

Li, XW ;

Cheung, PYX .

FIFTH INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN & COMPUTER GRAPHICS, VOLS 1 AND 2, 1997, :466-470

[23] Unified high-level synthesis and module placement for defect-tolerant microfluidic biochips [J].

Su, F ;

Chakrabarty, K .

42ND DESIGN AUTOMATION CONFERENCE, PROCEEDINGS 2005, 2005, :825-830

[24] A Novel Testability-Oriented Data Path Scheduling Scheme in High-Level Synthesis [J].

Cheng, Benmao ;

Wang, Hong ;

Yang, Shiyuan ;

Niu, Daoheng ;

Jin, Yang .

Tsinghua Science and Technology, 2007, 12 (SUPPL. 1) :134-138

[25] Removing Overhead From High-Level Interfaces [J].

Kelly, Kyle ;

Wachs, Megan ;

Stevenson, John ;

Richardson, Stephen ;

Horowitz, Mark .

2012 49TH ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2012, :783-789

[26] High-level graphical abstraction in digital design [J].

Pearson, MW ;

Lyons, PJ ;

Apperley, MD .

VLSI DESIGN, 1996, 5 (01) :101-110

[27] Synthesis of pyrochlore-borosilicate glass-ceramics for immobilization of high-level nuclear waste [J].

Wu, Kangming ;

Wang, Fu ;

Liao, Qilong ;

Zhu, Hanzhen ;

Liu, Dongsheng ;

Zhu, Yongchang .

CERAMICS INTERNATIONAL, 2020, 46 (05) :6085-6094

[28] High-Level Design and Validation of the BlueSPARC Multithreaded Processor [J].

Chung, Eric S. ;

Hoe, James C. .

IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2010, 29 (10) :1459-1470

[29] Handling Don't-Care Conditions in High-Level Synthesis and Application for Reducing Initialized Registers [J].

Chou, Hong-Zu ;

Chang, Kai-Hui ;

Kuo, Sy-Yen .

DAC: 2009 46TH ACM/IEEE DESIGN AUTOMATION CONFERENCE, VOLS 1 AND 2, 2009, :412-+

[30] An approach to test synthesis from higher level [J].

Inoue, M ;

Fujiwara, H .

INTEGRATION-THE VLSI JOURNAL, 1998, 26 (1-2) :101-116

← 1 2 3 4 5 →