Comparative Power Analysis of CMOS & Adiabatic Logic Gates

被引：0

作者：

Sharma, Himanshi ^{[1
]}

Singh, Rajan ^{[1
]}

机构：

[1] Noida Inst Engn Technol, ECE, Greater Noida, India

来源：

2015 INTERNATIONAL CONFERENCE ON GREEN COMPUTING AND INTERNET OF THINGS (ICGCIOT) | 2015年

关键词：

CMOS; Adiabatic Logic; Inverter; NAND; XOR; Power Consumption; LEAKAGE CURRENT; MINIMIZATION;

D O I：

暂无

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

The present paper proposes the comparative power analysis of different logic gates using conventional CMOS Designs and adiabatic clock gating based designs. For achieving high performance, Adiabatic logic gates are designed using CPAL (complementary pass transistor adiabatic logic). The design of INVERTER, NAND and XOR has been simulated and verified. All the circuits have been simulated using 90nm technology. In comparison to conventional CMOS designs, adiabatic technology based designs consumes much less power and saves energy.

引用

收藏

页码：7 / 11

页数：5

相关论文

共 17 条

[1] Leakage current reduction in CMOS VLSI circuits by input vector control [J].

Abdollahi, A ;

Fallah, F ;

Pedram, M .

IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2004, 12 (02) :140-154

[2] Ultra low-voltage low-power CMOS 4-2 and 5-2 compressors for fast arithmetic circuits [J].

Chang, CH ;

Gu, JM ;

Zhang, MY .

IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2004, 51 (10) :1985-1997

[3] Standby and active leakage current control and minimization in CMOS VLSI circuits [J].

Fallah, F ;

Pedraw, M .

IEICE TRANSACTIONS ON ELECTRONICS, 2005, E88C (04) :509-519

[4] A lower-power register file based on complementary pass-transistor adiabatic logic [J].

Hu, JP ;

Xu, TF ;

Li, H .

IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 2005, E88D (07) :1479-1485

[5] A novel multiplexer-based low-power full adder [J].

Jiang, YT ;

Al-Sheraidah, A ;

Wang, Y ;

Sha, E ;

Chung, JG .

IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2004, 51 (07) :345-348

[6]

Jianping Hu, 2005, 2005 48th IEEE International Midwest Symposium on Circuits and Systems (IEEE Cat. No. 05CH37691), P1398

[7] Leakage minimization technique for nanoscale CMOS VLSI [J].

Kim, Kyung Ki ;

Kim, Yong-Bin ;

Choi, Minsu ;

Park, Nohpill .

IEEE DESIGN & TEST OF COMPUTERS, 2007, 24 (04) :322-330

[8]

Kim NS, 2003, COMPUTER, V36, P68, DOI 10.1109/MC.2003.1250885

[9] True single-phase adiabatic circuitry [J].

Kim, S ;

Papaefthymiou, MC .

IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2001, 9 (01) :52-63

[10]

Koller J. G., 2005, 4 GREAT LAK S VLSI M