Design of Low Power and High Speed Dynamic Latch Comparator using 180 nm Technology

In this paper, Low power and high speed regenerative double tail dynamic latch comparator for a application of high speed analog to digital converter has been designed. A proposed comparator has increased the speed of the circuit. The proposed regenerative double tail dynamic latch comparator has a good performance to conventional comparator. It is designed in Cadence UMC 180 nm CMOS process with a supply voltage of 1.8 V. The slew rate is increased, whereas rise time, fall time and settling time are decreased.. The improved values positive slew rate and negative slew rate are 7.61 kV/mu s and 13.25 kV/mu s. The delay and power consumption is 5 mu s and 4.24 nW respectively.