Asymmetrical Length Biasing for Energy Efficient Digital Circuits

被引：0

作者：

Veirano, Francisco ^{[1
]}

Silveira, Fernando ^{[1
]}

Naviner, Lirida ^{[2
]}

机构：

[1] Univ Republica, Fac Ingn, Inst Ingn Elect, Montevideo, Uruguay

[2] Univ Paris Saclay, CNRS, Telecom ParisTech, LTCI, F-75013 Paris, France

来源：

2017 IEEE 8TH LATIN AMERICAN SYMPOSIUM ON CIRCUITS & SYSTEMS (LASCAS) | 2017年

关键词：

OPERATION; PROCESSOR; DESIGN; CMOS;

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

In this work we propose an asymmetrical length biasing scheme to be used in advanced nanometer technologies that minimizes the energy per operation consumption of sub/near threshold digital CMOS circuits. Simulation results show that by using this sizing methodology, the energy per operation can be reduced more than 50% in a wide range of target performances. We used a 28nm UTBB FDSOI technology and we show that the combination of supply voltage scaling, back plane biasing and length biasing can be combined to obtain extremely energy efficient digital circuits.

引用

页数：4

共 50 条

[1] Optimal asymmetrical back plane biasing for energy efficient digital circuits in 28 nm UTBB FD-SOI
Veirano, Francisco
Naviner, Lirida
Silveira, Fernando
INTEGRATION-THE VLSI JOURNAL, 2019, 65 : 211 - 218
[2] Novel Adaptive Body Biasing Techniques for Energy Efficient Subthreshold CMOS Circuits
Elgharbawy, Walid M.
Golconda, Pradeep
Moursy, Abdelhamid G.
Bayoumi, Magdy A.
JOURNAL OF LOW POWER ELECTRONICS, 2007, 3 (02) : 175 - 188
[3] Integrated regulation for energy-efficient digital circuits
Alon, Elad
Horowitz, Mark
PROCEEDINGS OF THE IEEE 2007 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2007, : 389 - +
[4] Integrated regulation for energy-efficient digital circuits
Alon, Elad
Horowitz, Mark
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2008, 43 (08) : 1795 - 1807
[5] Statistical Leakage Minimization of Digital Circuits Using Gate Sizing, Gate Length Biasing, and Threshold Voltage Selection
Bhardwaj, Sarvesh
Cao, Yu
Vrudhula, Sarma
JOURNAL OF LOW POWER ELECTRONICS, 2006, 2 (02) : 240 - 250
[6] Optimum nMOS/pMOS Imbalance for Energy Efficient Digital Circuits
Veirano, Francisco
Naviner, Lirida
Silveira, Fernando
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2017, 64 (12) : 3081 - 3091
[7] Evolutionary design for energy-efficient approximate digital circuits
Norouzi, Hamed
Salehi, Mostafa E.
MICROPROCESSORS AND MICROSYSTEMS, 2018, 57 : 52 - 64
[8] ENERGY EFFICIENT DIGITAL CIRCUITS Using HYBRID MTJ and CNTFET
Raina, Annapurna
Dewan, Shirin
Monica, Reena P.
2020 6TH IEEE INTERNATIONAL SYMPOSIUM ON SMART ELECTRONIC SYSTEMS (ISES 2020) (FORMERLY INIS), 2020, : 127 - 132
[9] mGate: A Universal Magnetologic Gate for Design of Energy Efficient Digital Circuits
Jamshidi, Vahid
Fazeli, Mahdi
Patooghy, Ahmad
IEEE TRANSACTIONS ON MAGNETICS, 2017, 53 (10)
[10] Energy-Efficient Digital Design through Inexact and Approximate Arithmetic Circuits
Camus, Vincent
Schlachter, Jeremy
Enz, Christian
2015 IEEE 13TH INTERNATIONAL NEW CIRCUITS AND SYSTEMS CONFERENCE (NEWCAS), 2015,

← 1 2 3 4 5 →