共 50 条
- [43] Design of a reusable IP core; Timing generator for synchronous digital hierarchy systems Enabling Technologies for the New Knowledge Society, 2005, : 929 - 934
- [44] A Digital Transmitter Architecture with Enhanced Delay, Power and Noise Performance for Sensors and IoT Applications PROCEEDINGS OF THE FUTURE TECHNOLOGIES CONFERENCE (FTC) 2018, VOL 2, 2019, 881 : 925 - 932
- [47] Performance evaluation of the optimal hierarchy for cellular networks COMPUTATIONAL SCIENCE - ICCS 2007, PT 4, PROCEEDINGS, 2007, 4490 : 449 - +
- [48] Path-Synchronous Performance Monitoring in HPC Interconnection Networks with Source-Code Attribution HIGH PERFORMANCE COMPUTING SYSTEMS: PERFORMANCE MODELING, BENCHMARKING, AND SIMULATION (PMBS 2017), 2018, 10724 : 221 - 235