Effects of substrate doping on the linearly extrapolated threshold voltage of symmetrical DG MOS devices

被引:18
作者
Shi, XJ [1 ]
Wong, M [1 ]
机构
[1] Hong Kong Univ Sci & Technol, Dept Elect & Elect Engn, Kowloon, Hong Kong, Peoples R China
关键词
double-gate (DG); field-effect transistor (FET); threshold-voltage;
D O I
10.1109/TED.2005.850622
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
With the use of a properly defined physical criterion for surface potential pinning, an approximate but explicit expression is derived for the linearly extrapolated threshold-voltage of fully depleted, symmetrical double-gate metal-oxide-semiconductor (DG MOS) capacitors with intrinsic or doped silicon bodies. Good agreement is obtained between the values of threshold-voltage calculated using this expression and those extracted from the numerically simulated current-voltage characteristics of DG MOS field-effect transistors. Instead of increasing monotonically with the gate oxide thickness, the linearly extrapolated threshold-voltage of a DG MOS device with a doped silicon body is found to exhibit a global minimum. The dependence of this minimum threshold-voltage on body doping concentration is evaluated. It is also verified using numerical simulation that even after considering quantum mechanical confinement and short-channel effects, the nonmonotonic dependence of the linearly extrapolated threshold-voltage on gated oxide thickness for a silicon body with finite doping is qualitatively maintained.
引用
收藏
页码:1616 / 1621
页数:6
相关论文
共 15 条
[1]   Gate length scaling and threshold voltage control of double-gate MOSFETs. [J].
Chang, L ;
Tang, S ;
King, TJ ;
Bokor, J ;
Hu, C .
INTERNATIONAL ELECTRON DEVICES MEETING 2000, TECHNICAL DIGEST, 2000, :719-722
[2]   A physical short-channel threshold voltage model for undoped symmetric double-gate MOSFETs [J].
Chen, QA ;
Harrell, EM ;
Meindl, JD .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2003, 50 (07) :1631-1637
[3]  
COLINGE JP, 1997, SILICON INSULATOR TE, P1
[4]  
Kim K, 2003, 2003 IEEE INTERNATIONAL CONFERENCE ON SIMULATION OF SEMICONDUCTOR PROCESSES AND DEVICES, P223
[5]  
*MEDICI, 2001, MEDICI TM US MAN VER
[6]  
MULLER RS, 1977, DEVICE ELECT INTEGRA, P320
[7]   Analytical solutions to the one-dimensional oxide-silicon-oxide system [J].
Shi, XJ ;
Wong, M .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2003, 50 (08) :1793-1800
[8]   Analytical threshold voltage model for short channel n(+)-p(+) double-gate SOI MOSFET's [J].
Suzuki, K ;
Tosaka, Y ;
Sugii, T .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1996, 43 (05) :732-738
[9]  
Tang S. H., 2001, 2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177), P118, DOI 10.1109/ISSCC.2001.912568
[10]   CMOS scaling into the nanometer regime [J].
Taur, Y ;
Buchanan, DA ;
Chen, W ;
Frank, DJ ;
Ismail, KE ;
Lo, SH ;
SaiHalasz, GA ;
Viswanathan, RG ;
Wann, HJC ;
Wind, SJ ;
Wong, HS .
PROCEEDINGS OF THE IEEE, 1997, 85 (04) :486-504