Design of soft-output Viterbi decoders with hybrid trace-back processing

被引:0
作者
Chang, YN [1 ]
机构
[1] Natl Sun Yat Sen Univ, Dept Comp Sci & Engn, Kaohsiung 80424, Taiwan
来源
PROCEEDINGS OF THE 2003 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL II: COMMUNICATIONS-MULTIMEDIA SYSTEMS & APPLICATIONS | 2003年
关键词
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
This paper presents a novel VLSI architecture for soft output Viterbi algorithm (SOVA) based. on hybrid track-back of transverse paths. In order to achieve very high speed of decoding, majority of SOVA designs in the past use simple register-exchange method that nevertheless suffers from both complex routing and high switching activities. In this paper, a hybrid approach that combines both the trace-back and register exchange schemes has been applied to the design of SOVA. The resulted architecture not only exhibits better regularity due to less routing, but it can also lead to lower power consumption because of reduced switching activities.
引用
收藏
页码:69 / 72
页数:4
相关论文
共 12 条
[1]  
[Anonymous], 1993, INT C COMMUNICATIONS, DOI DOI 10.1109/ICC.1993.397441
[2]  
BERROU C, 1993, P ICC 93 GEN SWITZ M, P737
[3]  
BERROU C, 1995, P IEEE INT SOL STAT, P90
[4]  
BOUTILLON E, 1996, P IEEE INT S CIRC SY, V4, P284
[5]  
GARRETT D, 2001, P IEEE INT S CIRC SY, V4, P61
[6]  
Hagenauer J, 1989, GLOBECOM, V3, P1680
[7]  
Joeressen O., 1992, Proceedings of the International Conference on Application Specific Array Processors (Cat. No.92TH0453-1), P373, DOI 10.1109/ASAP.1992.218558
[8]   A 40 MB/S SOFT-OUTPUT VITERBI DECODER [J].
JOERESSEN, OJ ;
MEYR, H .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1995, 30 (07) :812-818
[9]  
JOERESSEN OJ, 1994, GLOBECOM 94, V3, P1482
[10]  
JOERESSEN OJ, 1993, P IEEE VEH TECHN C, P941