Power efficient circuit design

被引：0
|
作者：
Liu, Bill Yang [1 ]
机构：
[1] Analog Devices Shanghai Design Ctr, Shanghai, Peoples R China
来源：
ASICON 2007: 2007 7TH INTERNATIONAL CONFERENCE ON ASIC, VOLS 1 AND 2, PROCEEDINGS | 2007年
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
Do you have a Ipod or a Cell phone? If I ask this question to you, Undoubtablly, I would expect the answer will be "Yes" because portable gears already become so popular that it almost can't be separated from our daily life. Again, if I ask you "do you like carry the battery charger during your travel?" definitely, the answer will be "No"...I think. So this brings my topic-How to do Power Efficient Circuit Design to make customers happier with portable devices. In this paper, how to reduce power consumption in analog design is discussed. An Analog CPU concept is introduced. To reduce power consumption in analog design, integrated power management, switching output driver and dynamic circuit operation are considered to be the most effective approach to be analyzed. In circuit design level, widely using weak inversion operation, continuous time architecture and transient current reduction are listed as considerable solutions to improve power efficiency in analog circuit design for portable applications.
引用
收藏
页码：435 / 438
页数：4
相关论文
共 50 条
  • [1] Compact Modeling for Power Efficient Circuit Design
    Miura-Mattausch, M.
    Kikuchihara, H.
    Kajiwara, T.
    Tanimoto, Y.
    Saito, A.
    Iizuka, T.
    Navarro, D.
    Mattausch, H. J.
    2018 48TH EUROPEAN SOLID-STATE DEVICE RESEARCH CONFERENCE (ESSDERC), 2018, : 234 - 237
  • [2] Compact Modeling Applicable for Power Efficient Circuit Design
    Miura-Mattausch, M.
    Kikuchihara, H.
    Iizuka, T.
    Kajiwara, T.
    Navarro, D.
    Mattausch, H. J.
    2018 INTERNATIONAL SYMPOSIUM ON DEVICES, CIRCUITS AND SYSTEMS (ISDCS), 2018,
  • [3] Low Power, Area Efficient FinFET Circuit Design
    Wang, Michael C.
    WCECS 2009: WORLD CONGRESS ON ENGINEERING AND COMPUTER SCIENCE, VOLS I AND II, 2009, : 164 - 168
  • [4] MOSFET Optimization Toward Power Efficient Circuit Design
    Mukhopadhyay, A.
    Bhattacharya, S.
    Iizuka, T.
    Maiti, T. K.
    Miura-Mattausch, M.
    Gau, A.
    Navarro, D.
    Rahaman, H.
    Sengupta, A.
    Yoshitomi, S.
    Mattausch, H. J.
    2018 INTERNATIONAL SYMPOSIUM ON DEVICES, CIRCUITS AND SYSTEMS (ISDCS), 2018,
  • [5] Efficient circuit design for low power energy harvesting
    Harerimana, F.
    Peng, H.
    Otobo, M.
    Luo, F.
    Gikunda, M. N.
    Mangum, J. M.
    LaBella, V. P.
    Thibado, P. M.
    AIP ADVANCES, 2020, 10 (10)
  • [6] Low Power VLSI Circuit Design with Efficient HDL Coding
    Pandey, Bishwajeet
    Pattanaik, Manisha
    2013 INTERNATIONAL CONFERENCE ON COMMUNICATION SYSTEMS AND NETWORK TECHNOLOGIES (CSNT 2013), 2013, : 698 - 700
  • [7] Design a chaotic circuit using tunable and power efficient memristor emulator circuit for image encryption
    Kumari, Usha
    Yadav, Rekha
    PHYSICA SCRIPTA, 2025, 100 (01)
  • [8] Design an efficient reset circuit
    Bosque, G
    EDN, 2003, 48 (10) : 88 - +
  • [9] Design of power efficient stable 1-bit full adder circuit
    Subramaniam, Shahmini
    Singh, Ajay Kumar
    Murthy, Gajula Ramana
    IEICE ELECTRONICS EXPRESS, 2018, 15 (14):
  • [10] Circuit Design Considerations for Power-Efficient and Safe Implantable Electrical Neurostimulators
    Guan, Rui
    Zufiria, Pedro G.
    Giagka, Vasiliki
    Serdijn, Wouter A.
    2020 IEEE 11TH LATIN AMERICAN SYMPOSIUM ON CIRCUITS & SYSTEMS (LASCAS), 2020,
12345