RNS-to-binary converter for a new three-moduli set {2n+1-1, 2n, 2n-1}

被引:74
作者
Mohan, Pernmaraju V. Ananda [1 ]
机构
[1] Elect Corp India Ltd, R&D, Bangalore 560052, Karnataka, India
关键词
digital signal processor (DSP); residue number system (RNS); reverse converters; three-moduli sets;
D O I
10.1109/TCSII.2007.900844
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In this brief, the design of residue number system (RNS) to binary converters for a new powers-of-two related three-moduli set { 2(n+1) - 1, 2(n), 2(n) - 1} is considered. This moduli set uses moduli of uniform word length (n to n + 1 bits). It is derived from a previously investigated four-moduli set { 2(n) - 1, 2(n), 2(n) + 1,2(n+1) - 1}. Three RNS-to-binary converters are proposed for this moduli set: one using mixed radix conversion and the other two using Chinese Remainder Theorem. Detailed architectures of the three converters as well as comparison with some earlier proposed converters for three-moduli sets with uniform word length and the four-moduli set { 2(n) - 1, 2(n), 2(n) + 1, 2(n+ 1) - 1} are presented.
引用
收藏
页码:775 / 779
页数:5
相关论文
共 17 条
[1]   Breaking the 2n-bit carry propagation barrier in residue to binary conversion for the [2n-1, 2n, 2n+1] modula set [J].
Bhardwaj, M ;
Premkumar, AB ;
Srikanthan, T .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-FUNDAMENTAL THEORY AND APPLICATIONS, 1998, 45 (09) :998-1002
[2]   FAST CONVERSION BETWEEN BINARY AND RESIDUE NUMBERS [J].
BI, G ;
JONES, EV .
ELECTRONICS LETTERS, 1988, 24 (19) :1195-1197
[3]   Efficient reverse converters for four-moduli sets {2n-1, 2n, 2n+1, 2n+1-1} and {2n-1, 2n, 2n+1, 2n-1-1} [J].
Cao, B ;
Srikanthan, T ;
Chang, CH .
IEE PROCEEDINGS-COMPUTERS AND DIGITAL TECHNIQUES, 2005, 152 (05) :687-696
[4]  
CAO B, 2003, P IEEE S CIRC SYST I, V4, P536
[5]   Comments on "A high speed realization of a residue to binary number system converter" [J].
Dhurkadas, A .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-ANALOG AND DIGITAL SIGNAL PROCESSING, 1998, 45 (03) :446-447
[6]   AREA-TIME EFFICIENT MODULO 2(N)-1 ADDER DESIGN [J].
EFSTATHIOU, C ;
NIKOLOS, D ;
KALAMATIANOS, J .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-ANALOG AND DIGITAL SIGNAL PROCESSING, 1994, 41 (07) :463-467
[7]   Residue-to-binary arithmetic converter for the moduli set (2k, 2k-1, 2k-1-1) [J].
Hiasat, AA ;
Abdel-Aty-Zohdy, HS .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-ANALOG AND DIGITAL SIGNAL PROCESSING, 1998, 45 (02) :204-209
[8]   A HIGH-SPEED REALIZATION OF A RESIDUE TO BINARY NUMBER SYSTEM CONVERTER [J].
PIESTRAK, SJ .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-ANALOG AND DIGITAL SIGNAL PROCESSING, 1995, 42 (10) :661-663
[9]  
Soderstrand M., 1986, RESIDUE NUMBER SYSTE
[10]  
Szabo N.S., 1967, RESIDUE ARITHMETIC I