A reversible ALU using HNG and Ferdkin gates in QCA nanotechnology

被引:32
作者
Norouzi, Maliheh [1 ]
Heikalabad, Saeed Rasouli [2 ]
Salimzadeh, Fereshteh [3 ]
机构
[1] Kermanshah Univ Technol, Dept Elect Engn, Kermanshah, Iran
[2] Islamic Azad Univ, Ind Nanotechnol Res Ctr, Tabriz Branch, Tabriz, Iran
[3] Islamic Azad Univ, Dept Comp Engn, Urmia Branch, Orumiyeh, Iran
关键词
arithmetic and logical unit; nanotechnology; quantum-dot cellular automata; reversible logic; DOT CELLULAR-AUTOMATA; FULL ADDER/SUBTRACTOR; MAJORITY GATE; MEMORY CELL; DESIGN; MULTIPLEXER; ADDER; REVOLUTION; PERFORMANCE; CREATE;
D O I
10.1002/cta.2799
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Quantum dot cellular automata (QCA) with the characteristics such as low energy dissipation and high density is a suitable alternative technology to CMOS technology. Arithmetic logic unit (ALU) is one of the most important critical components of a microprocessor, and it is the core component of central processing unit (CPU). In this work, a novel reversible ALU in QCA nanotechnology is proposed. The reversible ALU contains three Ferdkin gates and one HNG gate. The proposed structure needs one constant input and generates only one garbage output. The proposed circuit does not need any rotated cells and only uses one layer that improves the manufacturability of the design interestingly. This circuit can perform 20 operations such as AND, OR, XOR, XNOR, COPY, addition, and increment. Our design contains only 480 cells and 12 majority voters and requires 15 clock phases. The proposed structures are simulated using QCADesigner version 2.0.3. The reversible ALU, despite a 25% increase in operations, has a 28% improvement in cell numbers and a 6% improvement in delay.
引用
收藏
页码:1291 / 1303
页数:13
相关论文
共 38 条
[31]   High-performance multiplexer architecture for quantum-dot cellular automata [J].
Rashidi, Hamid ;
Rezai, Abdalhossein ;
Soltany, Sheema .
JOURNAL OF COMPUTATIONAL ELECTRONICS, 2016, 15 (03) :968-981
[32]   Design and evaluation of an ultra-area-efficient fault-tolerant QCA full adder [J].
Roohi, Arman ;
DeMara, Ronald F. ;
Khoshavi, Navid .
MICROELECTRONICS JOURNAL, 2015, 46 (06) :531-542
[33]   Design of a novel reversible structure for full adder/subtractor in quantum-dot cellular automata [J].
Salimzadeh, Fereshteh ;
Heikalabad, Saeed Rasouli .
PHYSICA B-CONDENSED MATTER, 2019, 556 :163-169
[34]   Efficient Design of Reversible Logic ALU Using Coplanar Quantum-Dot Cellular Automata [J].
Sasamal, Trailokya Nath ;
Mohan, Anand ;
Singh, Ashutosh Kumar .
JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2018, 27 (02)
[35]   Efficient design of reversible alu in quantum-dot cellular automata [J].
Sasamal, Trailokya Nath ;
Singh, Ashutosh Kumar ;
Mohan, Anand .
OPTIK, 2016, 127 (15) :6172-6182
[36]   Modular Design of testable reversible ALU by QCA multiplexer with increase in programmability [J].
Sen, Bibhash ;
Dutta, Manojit ;
Goswami, Mrinal ;
Sikdar, Biplab K. .
MICROELECTRONICS JOURNAL, 2014, 45 (11) :1522-1532
[37]   An optimized design of full adder based on nanoscale quantum-dot cellular automata [J].
Seyedi, Saeid ;
Navimipour, Nima Jafari .
OPTIK, 2018, 158 :243-256
[38]  
Surekha M., 2017, International Journal of Engineering Studies, ISSN 0975-6469, V9, P57, DOI [https://doi.org/10.37622/IJES/9.1.2017.57-78, DOI 10.37622/IJES/9.1.2017.57-78]