共 50 条
- [2] Crosstalk noise analysis of coupled on-chip interconnects using a multiresolution time domain (MRTD) technique Journal of Computational Electronics, 2022, 21 : 348 - 359
- [3] Efficient coupled noise estimation for on-chip interconnects 1997 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN - DIGEST OF TECHNICAL PAPERS, 1997, : 147 - 151
- [4] Crosstalk noise analysis of on-chip interconnects for ternary logic applications using FDTD MICROELECTRONICS JOURNAL, 2019, 93
- [5] Analysis of crosstalk and process variations effects on on-chip interconnects 2006 INTERNATIONAL SYMPOSIUM ON SYSTEM-ON-CHIP PROCEEDINGS, 2006, : 163 - +
- [6] Higher Routability and Reduced Crosstalk Noise by Asynchronous Multiplexing of On-Chip Interconnects SCIENTIA IRANICA TRANSACTION D-COMPUTER SCIENCE & ENGINEERING AND ELECTRICAL ENGINEERING, 2010, 17 (01): : 11 - 24
- [7] Modeling and implementation of twisted differential on-chip interconnects for crosstalk noise reduction 2004 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 5, PROCEEDINGS, 2004, : 185 - 188
- [8] Crosstalk Aware Coupled Line Delay Tree Construction for On-chip Interconnects 2011 12TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN (ISQED), 2011, : 353 - 358