Test data compression based on variable-to-variable Huffman encoding with codeword reusability

被引:27
作者
Kavousianos, Xrysovalantis [1 ]
Kalligeros, Emmanouil [2 ]
Nikolos, Dimitris [3 ]
机构
[1] Univ Ioannina, Dept Comp Sci, GR-45110 Ioannina, Greece
[2] Univ Aegean, Dept Informat & Commun Syst Engn, Samos 83200, Greece
[3] Univ Patras, Dept Comp Engn & Informat, Patras 26500, Greece
关键词
embedded testing techniques; Huffman encoding; intellectual property (IP) cores; test data compression;
D O I
10.1109/TCAD.2008.923100
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
A new statistical test data compression method that is suitable for IP cores of an unknown structure with multiple scan chains is proposed in this paper. Huffman, which is a well-known fixed-to-variable code, is used in this paper as a variable-to-variable code. The precomputed test set of a core is partitioned into variable-length blocks, which are, then, compressed by an efficient Huffman-based encoding procedure with a limited number of codewords. To increase the compression ratio, the same codeword can be reused for encoding compatible blocks of different sizes. Further compression improvements can be achieved by using two very simple test set transformations. A simple and low-overhead decompression architecture is also proposed.
引用
收藏
页码:1333 / 1338
页数:6
相关论文
共 32 条
[1]  
Badereddine N, 2006, ASIAN TEST SYMPOSIUM, P5
[2]  
Balakrishnan K J, 2006, P INT C VLSI DES, P811
[3]   Deterministic built-in test pattern generation for high-performance circuits using twisted-ring counters [J].
Chakrabarty, K ;
Murray, BT ;
Iyengar, V .
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2000, 8 (05) :633-636
[4]   Test data compression and test resource partitioning for system-on-a-chip using frequency-directed run-length (FDR) codes [J].
Chandra, A ;
Chakrabarty, K .
IEEE TRANSACTIONS ON COMPUTERS, 2003, 52 (08) :1076-1088
[5]   A unified approach to reduce SOC test data volume, scan power and testing time [J].
Chandra, A ;
Chakrabarty, K .
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2003, 22 (03) :352-362
[6]   Test data compression and decompression based on internal scan chains and Golomb coding [J].
Chandra, A ;
Chakrabarty, K .
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2002, 21 (06) :715-722
[7]   System-on-a-chip test-data compression and decompression architectures based on Golomb codes [J].
Chandra, A ;
Chakrabarty, K .
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2001, 20 (03) :355-368
[8]   Tailoring ATPG for embedded testing [J].
Dorsch, R ;
Wunderlich, HJ .
INTERNATIONAL TEST CONFERENCE 2001, PROCEEDINGS, 2001, :530-537
[9]  
El-Maleh AH, 2002, ICES 2002: 9TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS, VOLS I-111, CONFERENCE PROCEEDINGS, P449, DOI 10.1109/ICECS.2002.1046192
[10]   Synchronization overhead in SOC compressed test [J].
Gonciari, PT ;
Al-Hashimi, B ;
Nicolici, N .
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2005, 13 (01) :140-152